Electronic Components Datasheet Search
  English  ▼

X  

33889 Datasheet(PDF) 44 Page - Freescale Semiconductor, Inc

Part # 33889
Description  System Basis Chip with Low Speed Fault Tolerant CAN Interface
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33889 Datasheet(HTML) 44 Page - Freescale Semiconductor, Inc

Back Button 33889 Datasheet HTML 40Page - Freescale Semiconductor, Inc 33889 Datasheet HTML 41Page - Freescale Semiconductor, Inc 33889 Datasheet HTML 42Page - Freescale Semiconductor, Inc 33889 Datasheet HTML 43Page - Freescale Semiconductor, Inc 33889 Datasheet HTML 44Page - Freescale Semiconductor, Inc 33889 Datasheet HTML 45Page - Freescale Semiconductor, Inc 33889 Datasheet HTML 46Page - Freescale Semiconductor, Inc 33889 Datasheet HTML 47Page - Freescale Semiconductor, Inc 33889 Datasheet HTML 48Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 60 page
background image
Analog Integrated Circuit Device Data
44
Freescale Semiconductor
33889
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
Fault tolerant CAN transceiver standard modes
The CAN transceiver standard mode can be programmed by setting CEXT to 0. The transceiver cell will then be behave as
known from MC33388.
Table 15. CAN Transceiver Modes
Table 16. CAN transceiver extended modes (CAN with CEXT bit =1 is not recommended)
Fault tolerant CAN transceiver extended modes
By setting CEXT to 1 the transceiver cell supports sub bus communication
Note1: CEXT Bit should be set at 0. The CAN operation in extended mode is not recommended.
Note: if DFIS bit is set to 1, WUR register must be read before going into sleep or stop mode in order to clear the wake-up flag.
During read out L0 must be at high level and should stay high when entering sleep or stop.
CEXT
CCTR1
CCTR0
Mode
0
0
0
TermVBAT
0
0
1
0
1
0
RxOnly
0
1
1
RxTx
CEXT (1)
CCTR1
CCTR0
Mode
1
0
0
TermVBAT
1
0
1
TermVDD
1
1
0
RxOnly
1
1
1
RxTx
FDIS
L0 wake input filter (20
µs typical)
0
Enable (LO wake threshold selectable by WUR register)
1
Disable (L0 wake-up threshold is low level only, no matter D0 and D1 bits set in WUR register).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com