LR4102 datasheet(12/32 Pages) LSI

12 / 32 page

TinyRISC LR4102 Microprocessor

FBus registers (Cont.)

FACFG2

0x1FFF.0408

Conﬁguration for address range 2

FACFG3

0x1FFF.040C

Conﬁguration for address range 3

FACFG4

0x1FFF.0410

Conﬁguration for address range 4

FACFG5

0x1FFF.0414

Conﬁguration for address range 5

FBUSTA

0x1FFF.0418

Bus turnaround register for address range 0–5

FACMP0

0x1FFF.0440

Address compare register address range 0

FACMP1

0x1FFF.0444

Address compare register address range 1

FACMP2

0x1FFF.0448

Address compare register address range 2

FACMP3

0x1FFF.044C

Address compare register address range 3

FACMP4

0x1FFF.0450

Address compare register address range 4

FACMP5

0x1FFF.0454

Address compare register address range 5

FBUSCMP

0x1FFF.0470

Address compare register for FBus address range.

FBUSAC

0x1FFF.0474

Address compare register for FBus I/O, memory, and

conﬁguration address range.

FBUSCFG

0x1FFF.0480

Conﬁguration for FBus when accessing outside

programmable address range 0–5.

FSDRAM

0x1FFF.0490

Conﬁguration for external EDO (S)DRAM

FDRAMT

0x1FFF.0494

Timing parameters for external EDO DRAM

FSDRAMT

0x1FFF.0498

Timing parameters for external SDRAM

FGPCFG

0x1FFF.04C0

Conﬁguration for General-Purpose I/O

FGPOUTPUT

0x1FFF.04C4

Output value for General-Purpose Outputs

FGPINPUT

0x1FFF.04C8

Input value for General-Purpose Inputs

Reserved registers

Reserved

0x1FFF.0500–.06FF

Reserved for LSI Logic use

On Chip Memory (OCM), 1 Kbytes

OCM area

0x1FFF.8000–.83FF

On chip memory. Placed on CBus, 1 cycle access

Table 4

LR4102 Register Memory Map (Cont.)

Physical Address

Description

(Sheet 2 of 2)

LR4102 Datasheet(PDF) 12 Page - LSI Computer Systems

LR4102 Datasheet(HTML) 12 Page - LSI Computer Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL