| Electronic Components Datasheet Search |
|
MPC860DP Datasheet(PDF) 46 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC860DP Datasheet(HTML) 46 Page - Freescale Semiconductor, Inc |
|
46 / 80 page ![]() MPC860 Family Hardware Specifications, Rev. 7 46 Freescale Semiconductor CPM Electrical Characteristics Figure 44. IDMA External Requests Timing Diagram Table 16. IDMA Controller Timing Num Characteristic All Frequencies Unit Min Max 40 DREQ setup time to clock high 7 — ns 41 DREQ hold time from clock high 3 — ns 42 SDACK assertion delay from clock high — 12 ns 43 SDACK negation delay from clock low — 12 ns 44 SDACK negation delay from TA low — 20 ns 45 SDACK negation delay from clock high — 15 ns 46 TA assertion to falling edge of the clock setup time (applies to external TA) 7 — ns 41 40 DREQ (Input) CLKO (Output) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |