SA5224 datasheet(3/10 Pages) PHILIPS

3 / 10 page

Philips Semiconductors

Product specification

SA5224

FDDI fiber optic postamplifier

1998 Oct 07

PIN DESCRIPTIONS

PIN NO.

NAME

FUNCTION

CAZN

Auto-zero capacitor pin. Connecting a capacitor between this pin and CAZP will cancel the offset voltage of the

limiting amplifier.

CAZP

Auto-zero capacitor pin. Connecting a capacitor between this pin and CAZN will cancel the offset voltage of the

limiting amplifier.

GNDA

Analog GND pin. Connect to ground for +5V upshifted ECL operation. Connect to –5.2V for standard ECL

operation. Must be at same potential as GNDE (Pin 11).

DIN

Differential input. DC bias level is set internally at approximately 2.9V. Complimentary to DIN (Pin 5).

DIN

Differential input. DC bias level is set internally at approximately 2.9V. Complimentary to DIN (Pin 4).

VCCA

Analog power supply pin. Connect to a +5V supply for upshifted ECL operation. Connect to ground for standard

ECL operation. Must be at same potential as VCCE (Pin 14).

Filter capacitor for level detector. Capacitor should be connected between this pin and VCCA.

JAM

This ECL-compatible input controls the output buffers DOUT and DOUT (Pins 12 and 13). When an ECL LOW signal

is applied, the outputs will follow the input signal. When an ECL HIGH signal is applied, the DOUT and DOUT pins

will latch into LOW and HIGH states, respectively. When left unconnected, this pin is actively pulled-low (JAM OFF).

Input signal level-detect STATUS. This ECL output is high when the input signal is below the user programmable

threshold level.

ECL compliment of ST (Pin 9).

GNDE

Digital GND pin. Connect to ground for +5V upshifted ECL operation. Connect to a negative supply for normal ECL

operation. Must be at the same potential as GNDA (Pin 3).

DOUT

ECL-compatible output. Nominal level is VCCE–1.3V. When JAM is HIGH, this pin will be forced into an ECL HIGH

condition. Complimentary to DOUT (Pin 13).

DOUT

ECL-compatible output. Nominal level is VCCE–1.3V. When JAM is HIGH, this pin will be forced into an ECL LOW

condition. Complimentary to DOUT (Pin 12).

VCCE

Digital power supply pin. Connect to a +5V supply for upshifted ECL operation. Connect to ground during normal

ECL operation. Must be at the same potential as VCCA (Pin 6).

VREF

Reference voltage for threshold level voltage divider. Nominal value is approximately 2.64V.

VSET

Input threshold level setting circuit. This input can come from a voltage divider between VREF and GNDA.

ABSOLUTE MAXIMUM RATINGS

SYMBOL

PARAMETER

RATING

UNITS

VCC

Power supply (VCC - GND)

Operating ambient

–45 to +85

°C

Operating junction

–55 to +150

°C

TSTG

Storage

–65 to +150

°C

Power dissipation, TA = 25°C (still air)1

16-pin Plastic SO

1100

NOTE:

1. Maximum dissipation is determined by the ambient temperature and the thermal resistance,

θJA: 16-pin SO: θJA = 110°C/W

RECOMMENDED OPERATING CONDITIONS

SYMBOL

PARAMETER

RATING

UNITS

VCC

Supply voltage

4.5 to 5.5

Ambient temperature ranges

–40 to +85

°C

Junction temperature ranges

–40 to +110

°C

SA5224 Datasheet(PDF) 3 Page - NXP Semiconductors

SA5224 Datasheet(HTML) 3 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10

Datasheet Download

Link URL