TDA10021 datasheet(6/16 Pages) PHILIPS

6 / 16 page

2001 Oct 01

Philips Semiconductors

Product speciﬁcation

DVB-C channel receiver

TDA10021HT

Note

1. All inputs (I) are TTL, 5 V tolerant (except pins XIN, VIP and VIM). OD are open-drain outputs, so they must be

connected by a pull-up resistor to either VDDD33 or VDDD50.

DO[7:4]

37 to 40

data output bus: this 8-bit parallel data is the output from the TDA10021HT after

demodulation, de-interleaving, RS decoding and de-scrambling. When one of the

two possible parallel interfaces is selected (parameter SERINT = 0, index 20) then

DO[7:0] is the transport stream output. When the serial interface is selected

(parameter SERINT = 1, index 20) then the serial output is on pin DO[0].

VDDDI8

digital supply voltage for the core (1.8 V typ.)

VSSD18

digital ground for the core

VDDD33

digital supply voltage for the pads (3.3 V typ.)

VSSD33

digital ground for the pads

DO[3:0]

45 to 48

data output bus: this 8-bit parallel data is the output from the TDA10021HT after

demodulation, de-interleaving, RS decoding and de-scrambling. When one of the

two possible parallel interfaces is selected then DO[7:0] is the transport stream

output. When the serial interface is selected then the serial output is on pin DO[0].

VSSD1

ground return for the digital switching circuitry (ADC)

VDDD1

power supply input for the digital switching circuitry 1.8 V (ADC)

VSSA2

ground return for the analog clock drivers (ADC)

VDDA2

power supply input for the analog clock drivers 3.3 V (ADC)

Vref(pos)

this is a positive voltage reference for the ADC. It is derived from the internal band

gap voltage, VBG, with an on-chip fully differential ampliﬁer.

Vref(neg)

this is the negative voltage reference for the ADC. It is derived from the internal

band gap voltage, VBG, with an on-chip fully differential ampliﬁer.

VDDA3

power supply input for the analog circuits 3.3 V (ADC)

VSSA3

ground return for analog circuits (ADC)

VIM

negative input to the ADC: this pin is DC biased to half-supply through an internal

resistor divider (2

× 20 kΩ resistors). In order to stay in the range of the ADC,

VIP − VIM should remain between the input range corresponding to the SW

− default value = 0.5 V).

VIP

positive input to the ADC: this pin is DC biased to half-supply through an internal

resistor divider (2

× 20 kΩ resistors). In order to stay in the range of the ADC,

VIP − VIM should remain between the input range corresponding to the SW

− default value = 0.5 V).

VSSA3

ground return for analog circuits (ADC)

VDDA3

power supply input for the analog circuits 3.3 V (ADC)

VCCD(PLL)

power supply for the PLL digital section 1.8 V

DGND

ground connection for the PLL digital section

PLLGND

ground connection for the PLL analog section

VCCA(PLL)

power supply for the PLL analog section 3.3 V

SYMBOL

TYPE(1)

DESCRIPTION

TDA10021 Datasheet(PDF) 6 Page - NXP Semiconductors

TDA10021 Datasheet(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Datasheet Download

Link URL