Electronic Components Datasheet Search
  English  ▼

X  

AD8065 Datasheet(PDF) 49 Page - Analog Devices

Part # AD8065
Description  Single Channel, 16-Bit, 33 MUPS, Multispan, Multi-IO SPI DAC
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD8065 Datasheet(HTML) 49 Page - Analog Devices

Back Button AD8065 Datasheet HTML 45Page - Analog Devices AD8065 Datasheet HTML 46Page - Analog Devices AD8065 Datasheet HTML 47Page - Analog Devices AD8065 Datasheet HTML 48Page - Analog Devices AD8065 Datasheet HTML 49Page - Analog Devices AD8065 Datasheet HTML 50Page - Analog Devices AD8065 Datasheet HTML 51Page - Analog Devices AD8065 Datasheet HTML 52Page - Analog Devices AD8065 Datasheet HTML 53Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 59 page
background image
Data Sheet
AD3551R
REGISTERS
analog.com
Rev. A | 49 of 59
Table 37. Bit Descriptions for ERR_ALARM_MASK (Continued)
Bits
Bit Name
Settings
Description
Reset
Access
6
REF_RANGE_ALARM_MASK
Reference Alarm Mask. When set, the
user can ignore alarms due to the
reference dipping below 2 V.
0x0
R/W
5
CLOCK_COUNT_ERR_ALARM_MASK
Clock Count Error Alarm Mask. When
set, the user can ignore alarms due to
an insufficient number of clock periods
for a user write.
0x0
R/W
4
MEM_CRC_ERR_ALARM_MASK
Memory CRC Error Alarm Mask. When
set, the user can ignore alarms due to a
memory CRC error.
0x0
R/W
3
SPI_CRC_ERR_ALARM_MASK
SPI CRC Error Alarm Mask. When set,
the user can ignore alarms due to the
SPI CRC checker.
0x0
R/W
2
WRITE_TO_READ_ONLY_ALARM_MASK
Write to Read-Only Alarm Mask. When
set, the user can ignore alarms due to
the user writing to a read-only register.
0x0
R/W
1
PARTIAL_REGISTER_ACCESS_ALARM_MASK
Partial Register Access Alarm Mask.
When set, the user can ignore alarms
due to the user not completing the write
to a register.
0x0
R/W
0
REGISTER_ADDRESS_INVALID_ALARM_MASK
Register Address Invalid Alarm Mask.
When set, the user can ignore alarms
due to the user writing to an invalid
register address.
0x0
R/W
Error Status Register
Address: 0x17, Reset: 0x01, Name: ERR_STATUS
This register signals a combination of errors in the analog and digital domains. All the bits are sticky and can be cleared by writing 1.
Table 38. Bit Descriptions for ERR_STATUS
Bits
Bit Name
Settings
Description
Reset
Access
7
RESERVED
Reserved.
0x0
R
6
REF_RANGE_ERR_STATUS
Reference Alarm Error Status.
This bit indicates an alarm if the
reference dips below 2 V.
0x0
R/W1C
5
DUAL_SPI_STREAM_EXCEEDS_DAC_ERR_STATUS
Dual SPI Exceeds DAC Memory
Map During Streaming. This bit
indicates an alarm when in dual SPI
and streaming access goes beyond
the DAC memory map.
0x0
R/W1C
4
MEM_CRC_ERR_STATUS
Memory Map Background CRC
Error. This bit indicates an alarm
when the background CRC detects
0x0
R/W1C



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com