Electronic Components Datasheet Search
  English  ▼

X  

TDA8006H/C2 Datasheet(PDF) 21 Page - NXP Semiconductors

Part # TDA8006H/C2
Description  Multiprotocol IC Card coupler
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA8006H/C2 Datasheet(HTML) 21 Page - NXP Semiconductors

Back Button TDA8006H/C2 Datasheet HTML 17Page - NXP Semiconductors TDA8006H/C2 Datasheet HTML 18Page - NXP Semiconductors TDA8006H/C2 Datasheet HTML 19Page - NXP Semiconductors TDA8006H/C2 Datasheet HTML 20Page - NXP Semiconductors TDA8006H/C2 Datasheet HTML 21Page - NXP Semiconductors TDA8006H/C2 Datasheet HTML 22Page - NXP Semiconductors TDA8006H/C2 Datasheet HTML 23Page - NXP Semiconductors TDA8006H/C2 Datasheet HTML 24Page - NXP Semiconductors TDA8006H/C2 Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 40 page
background image
2000 Feb 21
21
Philips Semiconductors
Product specification
Multiprotocol IC Card coupler
TDA8006
handbook, full pagewidth
MGR234
P4
P40
CLK
EN
I/O
R/W
FF
FF
read
write
Fig.10 Using synchronous cards.
EXTRA GUARD TIME
Between the transmission of two characters to the card,
the ISO 7816 UART automatically inserts a number of
guard ETUs equal to the value, called GT, stored in the
GTR, see Table 10. For a GT of FAH, for example, the
value would be 1111 1010 reading from D7 to D0.
A GT of FFH has a special status which means 0 ETU
when the protocol is T = 0 and
−1 ETU when the protocol
is T = 1 (reception and transmission is possible at
11 ETU).
Table 10 Guard Time Register (GTR; address 6; write only; all bits cleared after reset)
D7
D6
D5
D4
D3
D2
D1
D0
GUARD TIME VALUE (GT)
n7
n6
n5
n4
n3
n2
n1
n0
n7n6n5n4 n3n2n1n0
UART receive and transmit registers
UART Receive Register (URR; address 4; read only; all
bits cleared after reset)
D7 to D0 are the data bits received from the card.
Because the UART automatically converts the characters
according to the convention recognized during TS, all
characters in the URR are in direct convention.
• The received character is loaded in the URR 0.5 ETU
after the parity shift, i.e. 10.5 ETU after the edge of the
start bit. This overwrites the previous character which
should have been read by the controller.
• The UART checks the parity of the received characters;
if the parity is wrong, then bit PE is set in the status
register at the same time as bit RBF (Receive Buffer
Full).
• In protocol T = 0, I/O is pulled LOW between
10.5 and 11.75 ETU in case of error. Characters may be
received from the card every 12 ETU, even after a
transmission (see LCT; Table 9). In protocol T = 1,
reception is possible at 11 ETU.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com