| Electronic Components Datasheet Search |
|
VNF9Q20F Datasheet(PDF) 5 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VNF9Q20F Datasheet(HTML) 5 Page - STMicroelectronics |
|
5 / 109 page ![]() 2 Functional description 2.1 Device interfaces • SPI: bi-directional interface, accessing RAM/ROM registers (CSN, SCK, SDI, SDO). • PWM_CLK: PWM engine external clock. • DIx: multipurpose pins configurable through OTP. – MCUext bit = 1 (default): input pins for outputs control while the device is in fail-safe mode or normal mode. – MCUext bit = 0: DI0 assumes digital diagnostic function while DI1 works as global I²t protection unlatch controller (active high). • VREG: DC output of internal preregulator (4 V–6 V). DC supply input for the digital control part. A capacitor in series with a resistor should be connected between this pin and GND • VDD: DC supply of the SPI Interface. 3.3 V and 5 V compatible. A further external diode might be connected from VDD pin (anode) to VREG pin (cathode) to ensure a redundant supply to the digital part. • STDBY_NOT: Standby mode enabler (active low). VNF9Q20F Functional description DS13909 - Rev 6 page 5/109 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |