Electronic Components Datasheet Search
  English  ▼

X  

ADAU1361BCPZ-R7 Datasheet(PDF) 56 Page - Analog Devices

Part # ADAU1361BCPZ-R7
Description  Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADAU1361BCPZ-R7 Datasheet(HTML) 56 Page - Analog Devices

Back Button ADAU1361BCPZ-R7 Datasheet HTML 52Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 53Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 54Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 55Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 56Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 57Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 58Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 59Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 60Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 78 page
background image
Data Sheet
ADAU1361
CONTROL REGISTERS
analog.com
Rev. E | 56 of 78
Table 45. Converter Control 1 Register
Bits
Bit Name
Description
[1:0]
ADPAIR[1:0]
On-chip ADC serial data selection in TDM mode.
Setting
Pair
00
First pair (default)
01
Second pair
10
Third pair
11
Fourth pair
R19: ADC Control, 16,409 (0x4019)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
ADCPOL
HPF
DMPOL
DMSW
INSEL
ADCEN[1:0]
Table 46. ADC Control Register
Bits
Bit Name
Description
6
ADCPOL
Invert input polarity.
0 = normal (default).
1 = inverted.
5
HPF
ADC high-pass filter select. At 48 kHz, f3dB = 2 Hz.
0 = off (default).
1 = on.
4
DMPOL
Digital microphone data polarity swap.
0 = invert polarity.
1 = normal (default).
3
DMSW
Digital microphone channel swap. Normal operation sends the left channel on the rising edge of the clock and the right channel on the falling
edge of the clock.
0 = normal (default).
1 = swap left and right channels.
2
INSEL
Digital microphone input select. When asserted, the on-chip ADCs are off, BCLK is main at 128 × fS, and ADC_SDATA is expected to have
left and right channels interleaved.
0 = digital microphone inputs off, ADCs enabled (default).
1 = digital microphone inputs enabled, ADCs off.
[1:0]
ADCEN[1:0]
ADC enable.
Setting
ADCs Enabled
00
Both off (default)
01
Left on
10
Right on
11
Both on
R20: Left Input Digital Volume, 16,410 (0x401A)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
LADVOL[7:0]
Table 47. Left Input Digital Volume Register
Bits
Bit Name
Description
[7:0]
LADVOL[7:0]
Controls the digital volume attenuation for left channel inputs from either the left ADC or the left digital micro-phone input. Each bit
corresponds to a 0.375 dB step with slewing between settings. See Table 73 for a complete list of the volume settings.
Setting
Volume Attenuation
00000000
0 dB (default)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com