Electronic Components Datasheet Search
  English  ▼

X  

TDA8784 Datasheet(PDF) 8 Page - NXP Semiconductors

Part # TDA8784
Description  18 Msps, 10-bit analog-to-digital interface for CCD cameras
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA8784 Datasheet(HTML) 8 Page - NXP Semiconductors

Back Button TDA8784 Datasheet HTML 4Page - NXP Semiconductors TDA8784 Datasheet HTML 5Page - NXP Semiconductors TDA8784 Datasheet HTML 6Page - NXP Semiconductors TDA8784 Datasheet HTML 7Page - NXP Semiconductors TDA8784 Datasheet HTML 8Page - NXP Semiconductors TDA8784 Datasheet HTML 9Page - NXP Semiconductors TDA8784 Datasheet HTML 10Page - NXP Semiconductors TDA8784 Datasheet HTML 11Page - NXP Semiconductors TDA8784 Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
1999 Sep 21
8
Philips Semiconductors
Product specification
18 Msps, 10-bit analog-to-digital
interface for CCD cameras
TDA8784
CHARACTERISTICS
VCCA =VCCD =5V; VCCO =3V; fCLK = 18 MHz; Tamb =25 °C; unless otherwise specified.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Supplies
VCCA
analog supply voltage
4.75
5
5.25
V
VCCD
digital supply voltage
4.75
5
5.25
V
VCCO
digital outputs supply voltage
2.5
3
5.25
V
ICCA
analog supply current
−
78
85
mA
ICCD
digital supply current
−
18
20
mA
ICCO
digital outputs supply current
CL = 20 pF on all data outputs;
ramp input
−
1
−
mA
Digital inputs
CLOCK INPUT: CLK (REFERENCED TO DGND)
VIL
LOW-level input voltage
0
−
0.8
V
VIH
HIGH-level input voltage
2.0
−
VCCD
V
IIL
LOW-level input current
VCLK = 0.8 V
−1
−
+1
µA
IIH
HIGH-level input current
VCLK = 2.0 V
−−
20
µA
Zi
input impedance
fCLK = 18 MHz
−
46
−
k
Ω
Ci
input capacitance
fCLK = 18 MHz
−
1
−
pF
INPUTS: SHP AND SHD
VIL
LOW-level input voltage
0
−
0.8
V
VIH
HIGH-level input voltage
2.0
−
VCCD
V
IIL
LOW-level input current
VIL = 0.6 V
−−6
−µA
IIH
HIGH-level input current
VIH = 2.2 V
−
0
−µA
INPUTS: SEN, SCLK, SDATA, OE, STDBY, CLPDM, CLPOB AND CLPADC
VIL
LOW-level input voltage
0
−
0.8
V
VIH
HIGH-level input voltage
2.0
−
VCCD
V
Ii
input current
−2
−
+2
µA
Correlated Double Sampling (CDS)
Vi(CDS)(p-p)
CDS input amplitude
(peak-to-peak value)
−
400
1200
mV
ICPCDS,INP,IND input current pins 8, 46
and 47
−2
−
+2
µA
tCDS(min)
CDS control pulses minimum
active time
fi(CDS1,2) =fCLK(pix);
Vi(CDS) = 1200 mV (p-p)
black-to-white transition in
1 pixel (
±1 LSB typ.);
fcut(CDS) = 40 MHz;
fcut(AGC) = 40 MHz
12
−−
ns
thd1
hold time INP compared to
control pulse SHP
see Fig.5
−
1
−
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com