DS26334 datasheet(86/121 Pages) DALLAS

86 / 121 page

DS26334 3.3V, 16-Channel, E1/T1/J1 Short/Long-Haul Line Interface Unit

86 of 121

BPCR1

BERT Pattern Configuration Register 1

02h

22h

Bit #

Name

—

QRSS

PTS

PLF4

PLF3

PLF2

PLF1

PLF0

Default

Bit 6: QRSS Enable (QRSS). When 0, the pattern generator configuration is controlled by PTS, PLF[4:0], and

PTF[4:0], and BSP[31:0]. When 1, the pattern generator configuration is forced to a PRBS pattern with a

generating polynomial of x

20 + x17 + 1. The output of the pattern generator will be forced to one if the next fourteen

output bits are all zero.

Bit 5: Pattern Type Select (PTS). When 0, the pattern is a PRBS pattern. When 1, the pattern is a repetitive

pattern.

Bits 4 to 0: Pattern Length Feedback (PLF[4:0]). These five bits control the “length” feedback of the pattern

generator. The “length” feedback will be from bit n of the pattern generator (n = PLF[4:0] +1). For a PRBS signal,

the feedback is an XOR of bit n and bit y. For a repetitive pattern the feedback is bit n.

BPCR2

BERT Pattern Configuration Register 2

03h

23h

Bit #

Name

—

PTF4

PTF3

PTF2

PTF1

PTF0

Default

Bits 4 to 0: Pattern Tap Feedback (PTF[4:0]). These five bits control the PRBS “tap” feedback of the pattern

generator. The “tap” feedback will be from bit y of the pattern generator (y = PTF[4:0] +1). These bits are ignored

when programmed for a repetitive pattern. For a PRBS signal, the feedback is an XOR of bit n and bit y.

DS26334 Datasheet(PDF) 86 Page - Dallas Semiconductor

DS26334 Datasheet(HTML) 86 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL