Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

12F615 Datasheet(PDF) 107 Page - Microchip Technology

Part # 12F615
Description  8-Pin Flash-Based, 8-Bit CMOS Microcontrollers
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

12F615 Datasheet(HTML) 107 Page - Microchip Technology

Back Button 12F615 Datasheet HTML 103Page - Microchip Technology 12F615 Datasheet HTML 104Page - Microchip Technology 12F615 Datasheet HTML 105Page - Microchip Technology 12F615 Datasheet HTML 106Page - Microchip Technology 12F615 Datasheet HTML 107Page - Microchip Technology 12F615 Datasheet HTML 108Page - Microchip Technology 12F615 Datasheet HTML 109Page - Microchip Technology 12F615 Datasheet HTML 110Page - Microchip Technology 12F615 Datasheet HTML 111Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 168 page
background image
© 2006 Microchip Technology Inc.
Preliminary
DS41302A-page 105
PIC12F609/615/12HV609/615
FIGURE 11-8:
INT PIN INTERRUPT TIMING
TABLE 11-7:
SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Value on
all other
Resets
INTCON
GIE
PEIE
T0IE
INTE
GPIE
T0IF
INTF
GPIF
0000 0000 0000 0000
IOC
—
—
IOC5
IOC4
IOC3
IOC2
IOC1
IOC0
--00 0000 --00 0000
PIR1
—ADIF(1) CCP1IF(1)
—
CMIF
—TMR2IF(1)
TMR1IF
-00- 0-00 -000 0-00
PIE1
—ADIE(1) CCP1IE(1)
—
CMIE
—TMR2IE(1)
TMR1IE
-00- 0-00 -000 0-00
Legend: x = unknown, u = unchanged, – = unimplemented read as ‘0’, q = value depends upon condition.
Shaded cells are not used by the interrupt module.
Note 1: PIC12F615/HV615 only.
Q2
Q1
Q3
Q4
Q2
Q1
Q3
Q4
Q2
Q1
Q3
Q4
Q2
Q1
Q3
Q4
Q2
Q1
Q3
Q4
OSC1
CLKOUT
INT pin
INTF flag
(INTCON reg.)
GIE bit
(INTCON reg.)
INSTRUCTION FLOW
PC
Instruction
Fetched
Instruction
Executed
Interrupt Latency
PC
PC + 1
PC + 1
0004h
0005h
Inst (0004h)
Inst (0005h)
Dummy Cycle
Inst (PC)
Inst (PC + 1)
Inst (PC – 1)
Inst (0004h)
Dummy Cycle
Inst (PC)
—
Note 1:
INTF flag is sampled here (every Q1).
2:
Asynchronous interrupt latency = 3-4 TCY. Synchronous latency = 3 TCY, where TCY = instruction cycle time. Latency
is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
3:
CLKOUT is available only in INTOSC and RC Oscillator modes.
4:
For minimum width of INT pulse, refer to AC specifications in Section 15.0 “Electrical Specifications”.
5:
INTF is enabled to be set any time during the Q4-Q1 cycles.
(1)
(2)
(3)
(4)
(5)
(1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com