Electronic Components Datasheet Search
  English  ▼

X  

PM7351 Datasheet(PDF) 21 Page - PMC-Sierra, Inc

Part # PM7351
Description  OCTAL SERIAL LINK MULTIPLEXER
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7351 Datasheet(HTML) 21 Page - PMC-Sierra, Inc

Back Button PM7351 Datasheet HTML 17Page - PMC-Sierra, Inc PM7351 Datasheet HTML 18Page - PMC-Sierra, Inc PM7351 Datasheet HTML 19Page - PMC-Sierra, Inc PM7351 Datasheet HTML 20Page - PMC-Sierra, Inc PM7351 Datasheet HTML 21Page - PMC-Sierra, Inc PM7351 Datasheet HTML 22Page - PMC-Sierra, Inc PM7351 Datasheet HTML 23Page - PMC-Sierra, Inc PM7351 Datasheet HTML 24Page - PMC-Sierra, Inc PM7351 Datasheet HTML 25Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 174 page
background image
RELEASED
PM7351 S/UNI-VORTEX
DATA SHEET
PMC-1980582
ISSUE 5
OCTAL SERIAL LINK MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
11
• LVDS link and S/UNI-VORTEX identifiers are added to each cell (along with
the PHY identifier already added by S/UNI-DUPLEX) for use by ATM layer to
identify the cell source.
• Back-pressure sent to far end to prevent overflow of receiver FIFO.
LVDS TRANSMIT DIRECTION
• Per PHY and microprocessor port back-pressure used on each of the 8 links
to prevent overflow of downstream buffers.
• Device polling: provides Utopia-like TCA status for 264 PHYs (includes 8
control channels) based on back-pressure from the LVDS links.
• Cell transfer: Bus master adds a PHY address to each cell via a 12 bit
identifier. S/UNI-Vortex decodes and accepts cells for its links based on
software configured base addresses.
PARALLEL BUS INTERFACE:
• Both directions: 16 bit wide, 50 MHz max clock rate, bus slave.
• Cells transferred to the bus: Utopia L2 compatible with optional expanded
length cells. Appears as single PHY, with a cell prepend identifying the
source PHY ID of each cell. Alternatively, Utopia L2 compliance is supported
by placing the PHY ID inside the UDF/HEC fields of a standard ATM cell.
• Cells received from the bus: The Any-PHY bus is similar to Utopia L2 but with
optional expanded length cells and expanded addressing capabilities. The
S/UNI-VORTEX appears to the bus master as a 264 port multi-PHY device (8
links, each with 32 PHYs & communication channel). PHY address is added
as cell prepend or optionally in HEC/UDF field when standard length cells are
desired.
MICROPROCESSOR INTERFACE
• 8 bit data bus, 8 bit address bus.
• Provides read/write access to all configuration and status registers.
• Provides CRC32 calculation and cell transfer registers to support an
embedded microprocessor to microprocessor communication channel
over the LVDS link.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com