Electronic Components Datasheet Search
  English  ▼

X  

PM7351 Datasheet(PDF) 71 Page - PMC-Sierra, Inc

Part # PM7351
Description  OCTAL SERIAL LINK MULTIPLEXER
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7351 Datasheet(HTML) 71 Page - PMC-Sierra, Inc

Back Button PM7351 Datasheet HTML 67Page - PMC-Sierra, Inc PM7351 Datasheet HTML 68Page - PMC-Sierra, Inc PM7351 Datasheet HTML 69Page - PMC-Sierra, Inc PM7351 Datasheet HTML 70Page - PMC-Sierra, Inc PM7351 Datasheet HTML 71Page - PMC-Sierra, Inc PM7351 Datasheet HTML 72Page - PMC-Sierra, Inc PM7351 Datasheet HTML 73Page - PMC-Sierra, Inc PM7351 Datasheet HTML 74Page - PMC-Sierra, Inc PM7351 Datasheet HTML 75Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 174 page
background image
RELEASED
PM7351 S/UNI-VORTEX
DATA SHEET
PMC-1980582
ISSUE 5
OCTAL SERIAL LINK MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
61
Register 0x004: Miscellaneous Interrupt Statuses
Bit
Type
Function
Default
Bit 7
Unused
X
Bit 6
Unused
X
Bit 5
Unused
X
Bit 4
Unused
X
Bit 3
R
ROOLI
X
Bit 2
R
UPCBI
X
Bit 1
R
UCIFI
X
Bit 0
R
DCIFI
X
DCIFI:
This bit indicates whether there is a pending interrupt for the Downstream
Cell Interface. If DCIFI is logic 1, at least one interrupt status bit within the
Downstream Cell Interface Interrupt Status register that has its corresponding
enable set is a logic 1.
This bit is not self-clearing; it is only cleared to logic 0 by reading the
Downstream Cell Interface Interrupt Status register.
UCIFI:
This bit indicates whether there is a pending interrupt for the Upstream Cell
Interface. If UCIFI is logic 1, the interrupt status bit in the Upstream Cell
Interface Configuration And Interrupt Status register has its corresponding
enable set and is a logic 1.
This bit is not self-clearing; it is only cleared to logic 0 by reading the
Upstream Cell Interface Configuration and Interrupt Status register.
UPCBI:
This bit indicates whether there is a pending interrupt for the Microprocessor
Cell Buffer. If UPCBI is logic 1, at least one interrupt status bit within the
Microprocessor Cell Buffer Interrupt Control and Status register that has its
corresponding enable set is a logic 1.
This bit is not self-clearing; it is only cleared to logic 0 by reading the
Microprocessor Cell Interrupt Status register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com