PCA9665PW datasheet(29/91 Pages) PHILIPS

29 / 91 page

PCA9665_2

Product data sheet

Rev. 02 — 7 December 2006

29 of 91

NXP Semiconductors

PCA9665

Fm+ parallel bus to I2C-bus controller

8.3.4 Slave Transmitter Byte mode

In the Slave Transmitter Byte mode, a number of data bytes are transmitted to a master

receiver one byte at a time (see Figure 10). Data transfer is initialized as in the Slave

Receiver Byte mode. When I2CADR and I2CCON have been initialized, the PCA9665

waits until it is addressed by its own slave address followed by the data direction bit which

must be ‘1’ (R) for the PCA9665 to operate in the Slave Transmitter mode. After its own

slave address and the R bit have been received, the Serial Interrupt ﬂag (SI) is set, the

Interrupt line (INT) goes LOW and I2CSTA is loaded with A8h. This status code is used to

vector to an interrupt service routine, and the appropriate action to be taken is detailed in

Table 32.

The Slave Transmitter Byte mode may also be entered if arbitration is lost while the

PCA9665 is in the master mode. See state B0h and appropriate actions in Table 32.

If the AA bit is reset during a transfer, the PCA9665 will transmit the last byte of the

transfer and enter state C8h. The PCA9665 is switched to the not addressed slave mode

and will ignore the master receiver if it continues the transfer. Thus the master receiver

receives all ‘1’s as serial data. While AA is reset, the PCA9665 does not respond to its

own slave address. However, the I2C-bus is still monitored, and address recognition may

be resumed at any time by setting AA. This means that the AA bit may be used to

temporarily isolate SIO from the I2C-bus.

(1) See Table 31.

(2) Deﬁned state when a single byte is transmitted and an ACK is received.

(3) Deﬁned state when a single byte is transmitted and a NACK is received.

(4) Deﬁned state when a single byte is transmitted and the PCA9665 goes to the non-addressed mode (AA = 0) and an ACK is

received.

Fig 10. Format and states in the Slave Transmitter Byte mode (MODE = 0)

SLA

DATA

P or S

A8h

B8h

F8h

002aab027

reception of own

slave address and

transmission of one

or more data bytes

arbitration lost as MST and

addressed as slave

This number (contained in I2CSTA) corresponds

to a defined state of the I2C-bus.(1)

DATA

any number of data bytes and

their associated Acknowledge bits

from master to slave

from slave to master

DATA

C0h

P or S

F8h

C8h

on STOP

B0h

last data byte transmitted;

switched to Not Addressed slave

(AA bit in I2CCON = 0)

ALL '1's

(2)

(3)

(4)

PCA9665PW Datasheet(PDF) 29 Page - NXP Semiconductors

PCA9665PW Datasheet(HTML) 29 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL