The circuit accepts single-ended or differential input signals. The PGA849 operates with independent input and

output power supplies. In this example, ±15V power supplies are used to power the input-stage, and a unipolar

5.3V supply powers the output-stage. The PGA849 output stage supply is powered by the same 5.3V ADC

supply. The 5.3V output supply operation prevents overloading the ADC inputs during PGA overdrive conditions.

The REF6250 is selected as the ADC voltage reference. The REF6250 is a low-noise, low-drift, precision, 5V

reference connected to the ADS8860 reference input ADC REFIN pin.

The PGA849 output voltage is developed with respect to the REF pin. The REF pin is set to the SAR ADC

midscale voltage by dividing the REF6250 ADC reference with a precision resistive voltage divider. The OPA192

buffer drives the PGA849 REF pin. The OPA192 is a precision amplifier with low offset, low drift and 10MHz

bandwidth.

8.2.1.1 Design Requirements

The design requirements for the application driving the ADS8860 ADC are listed in the following table.

Table 8-1. Design Parameters

PARAMETER

VALUE

Supply voltages

VS± = ±15V, LVDD = 5.3V, LVSS = GND, ADC REFIN = 5V

PGA849 reference pin

VREF = 2.5V

Full-scale range of ADC

FSR = 5V

Sampling rate of ADC

fSAMPLE = 1MSPS

PGA gain

0.125, 0.25, 0.5, 1, 2,4, 8, 16

Input voltages (VPP, differential)

25V, 16V, 8V, 4V, 2V, 1V, 0.5V, 0.25V

Signal frequency

1kHz

RC kickback filter

RFIL = 15Ω, CDIFF = 1.2nF, CCM = 120pF

8.2.1.2 Detailed Design Procedure

The first filter located at the input of the PGA (see Figure 8-9) helps reduce electromagnetic interference (EMI)

and radio frequency interference (RFI), high-frequency, extrinsic noise. This filter can be customized per the

application bandwidth and antialiasing requirements.

The second filter is provided by CFB in parallel with the PGA 5kΩ feedback resistors. The PGA resistors are

±15% absolute tolerance, as such, consider the effect of the tolerance on the filter cutoff frequency. CFB = 100pF

results in a filter cutoff frequency of 318kHz. On the high side of the resistor tolerance, the filter frequency

changes to 277kHz. The device allows for the flexibility to modify the CFB capacitor value to adjust bandwidth,

with a trade-off on the broadband noise of the circuit.

The third filter placed at the ADS8860 inputs works as a charge reservoir filter to drive the SAR ADC. The

charge kickback filter reduces the instantaneous charge demand of the amplifier, maintaining low distortion

that otherwise can degrade because of incomplete ADC sample-and-hold settling. The RC filter combination

(RFIL, CDIFF) is tuned for ADC sample-and-hold settling and total harmonic distortion (THD) performance, while

maintaining stability of the PGA. High-grade C0G capacitors are used everywhere in the signal path for the low

distortion properties.

The PGA849 front-end, accounting for all three filters, provides a nominal f–3dB bandwidth of 310kHz. On the

high side of the internal 5kΩ feedback resistor tolerance, the PGA849 f–3dB bandwidth changes to 271kHz and

the circuit maintains –0.1dB flatness to 41kHz.

The ADS8860 requires a full-scale input in the range of 0V to the 5V ADC reference. The PGA849 REF pin is set

to a nominal voltage of 2.5V to shift the signal to the ADC midscale voltage.

The PGA849 REF voltage is generated by feeding the REF6250 5V reference through a 10kΩ-to-10kΩ precision

voltage divider implemented with ±0.05% tolerance, low-drift ±5ppm/°C resistors. Drive the PGA849 REF pin

with a low-impedance source, and use an op amp like the OPA192 as a buffer to drive the REF pin.

PGA849

SBOSAG3A – MARCH 2024 – REVISED DECEMBER 2024

www.ti.com

26

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: PGA849