ST10F273 datasheet(88/179 Pages) STMICROELECTRONICS

88 / 179 page

System reset

ST10F273

88/179

Figure 19.

Synchronous short / long hardware RESET (EA = 1)

1) RSTIN assertion can be released there. Refer also to Section 21.1 for details on minimum pulse duration.

2) If during the reset condition (RSTIN low) RPD voltage drops below the threshold voltage (about 2.5V for 5V

operation), the asynchronous reset is immediately entered.

3) RSTIN pin is pulled low if bit BDRSTEN (bit 3 of SYSCON register) was previously set by software.

4) Bit BDRSTEN is cleared after reset.

5) Minimum RSTIN low pulse duration shall also be longer than 500ns to guarantee the pulse is not masked by

the internal filter (refer to Section 21.1).

P0[15:13]

not transparent

RSTF

P0[12:2]

transparent

not t.

P0[1:0]

not t.

not transparent

FLARST

RST

≤ 1 ms

1024 TCL

≤ 2 TCL

VRPD > 2.5V Asynchronous Reset not entered

200

µA Discharge

RPD

RSTOUT

At this time RSTF is sampled HIGH or LOW

so it is SHORT or LONG reset

(After Filter)

RSTIN

< 1032 TCL

≤4 TCL

≤12 TCL

≤ 500 ns

≥ 50 ns

≤ 500 ns

≥ 50 ns

≤ 500 ns

≥ 50 ns

IBUS-CS

7 TCL

(Internal)

8 TCL

not t.

ST10F273 Datasheet(PDF) 88 Page - STMicroelectronics

ST10F273 Datasheet(HTML) 88 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL