Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ST10F273 Datasheet(PDF) 37 Page - STMicroelectronics

Part # ST10F273
Description  16-bit MCU with 512 Kbyte Flash memory and 36 Kbyte RAM
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F273 Datasheet(HTML) 37 Page - STMicroelectronics

Back Button ST10F273 Datasheet HTML 33Page - STMicroelectronics ST10F273 Datasheet HTML 34Page - STMicroelectronics ST10F273 Datasheet HTML 35Page - STMicroelectronics ST10F273 Datasheet HTML 36Page - STMicroelectronics ST10F273 Datasheet HTML 37Page - STMicroelectronics ST10F273 Datasheet HTML 38Page - STMicroelectronics ST10F273 Datasheet HTML 39Page - STMicroelectronics ST10F273 Datasheet HTML 40Page - STMicroelectronics ST10F273 Datasheet HTML 41Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 179 page
background image
ST10F273
Internal Flash memory
37/179
5.5.2
Flash non volatile write protection I register low
FNVWPIRL (0x0E DFB4)
NVR
Delivery value: FFFFh
5.5.3
Flash non volatile write protection I register high
FNVWPIRH (0x0E DFB6)
NVR
Delivery value: FFFFh
5.5.4
Flash non volatile access protection register 0
FNVAPR0 (0x0E DFB8)
NVR
Delivery value: ACFFh
15
14
13
12
11
10
987
6543
210
reserved
W0P9 W0P8 W0P7 W0P6 W0P5 W0P4 W0P3 W0P2 W0P1 W0P0
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
Table 19.
Flash non volatile write protection register low
Bit
Function
W0P(9:0)
Write protection bank 0 / sectors 9-0
These bits, if programmed at 0, disable any write access to the sectors of Bank 0 (IFlash).
15
14
13
12
11
10
987
6543
210
reserved
W1P1 W1P0
RW
RW
Table 20.
Flash non volatile protection register high
Bit
Function
W1P(1:0)
Write protection bank 1 / sectors 1-0
These bits, if programmed at 0, disable any write access to the sectors of Bank 1 (IFlash).
15
14
13
12
11
10
9
8765
432
1
0
reserved
DBGP ACCP
RW
RW
Table 21.
Flash non volatile access protection register 0
Bit
Function
ACCP
Access protection
This bit, if programmed at 0, disables any access (read/write) to data mapped inside IFlash Module
address space, unless the current instruction is fetched from IFlash.
DBGP
Debug protection
This bit, if erased at 1, allows to by-pass all the protections using the Debug features through the
Test Interface. If programmed at 0, on the contrary, all the debug features, the Test Interface and all
the Flash Test Modes are disabled. Even STMicroelectronics will not be able to access the device
to run any eventual failure analysis.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com