| Electronic Components Datasheet Search |
|
GL9711 Datasheet(PDF) 22 Page - GENESYS LOGIC |
|
|
|||||||||||||||||||||||||||||
GL9711 Datasheet(HTML) 22 Page - GENESYS LOGIC |
|
22 / 42 page ![]() GL9711 PCI Express TM PIPE x1 PHY ©2000-2006 Genesys Logic Inc. - All rights reserved. Page 22 1 SKPDEL Enable SKP deleting test of SKP ordered sets 0 SKPADD Enable SKP adding test of SKP ordered sets Offset 0Dh – SLCDT ………...…………………………………………...……. Default value = 8’h00 -- SLPBK -- -- -- FENCD -- -- -- R/W -- -- -- R/W -- -- 7 RESERVED - 6 SLPBK Enable serial loopback 5-3 RESERVED - 2 FENCD Force comma detect 1-0 RESERVED - 4.3 SMBus Protocal GL9711 registers are programmed by System Management Bus (SMBus). Fig. 4.1 shows the SMBus topology. The VDD power is 2.5V +/- 10% and the pull up resistor is 1KΩ. Both SMBCLK and SMBDAT lines are bi-directional, connected to 2.5V supply voltage through a pull-up resistor. The operating frequency is 10~100KHz and the SMBus address of GL9711 is 7’h2C. Figure 4.1 – SMBus Topology of GL9711 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |