Electronic Components Datasheet Search
  English  ▼

X  

TMS28F008AXY Datasheet(PDF) 20 Page - Texas Instruments

Part # TMS28F008AXY
Description  1 048 576 BY 8-BIT/524 288 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS28F008AXY Datasheet(HTML) 20 Page - Texas Instruments

Back Button TMS28F008AXY Datasheet HTML 16Page - Texas Instruments TMS28F008AXY Datasheet HTML 17Page - Texas Instruments TMS28F008AXY Datasheet HTML 18Page - Texas Instruments TMS28F008AXY Datasheet HTML 19Page - Texas Instruments TMS28F008AXY Datasheet HTML 20Page - Texas Instruments TMS28F008AXY Datasheet HTML 21Page - Texas Instruments TMS28F008AXY Datasheet HTML 22Page - Texas Instruments TMS28F008AXY Datasheet HTML 23Page - Texas Instruments TMS28F008AXY Datasheet HTML 24Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 52 page
background image
TMS28F008Axy,TMS28F800Axy
1 048 576 BY 8-BIT/524 288 BY 16-BIT
AUTO-SELECT BOOT-BLOCK FLASH MEMORIES
SMJS851A – NOVEMBER 1997 – REVISED MARCH 1998
20
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
automatic power-saving mode
Substantial power savings are realized during periods when the array is not being read. During this time, the
device switches to the automatic power-saving (APS) mode. When the device switches to this mode, ICC
reduces by an order of magnitude. For example, for a 5 V port, ICC typically reduces from 40 mA to 1 mA. The
low level of power is maintained until another read operation is initiated. In this mode, the I/O pins retain the data
from the last memory address read until a new address is read. This mode is entered automatically if no new
address is accessed within a 200-ns time-out period.
reset/deep power-down mode
Very low levels of power consumption can be attained by using a special pin, RP, to disable internal device
circuitry. When RP is at a CMOS logic-low level of 0.0 V
± 0.2 V, a much lower ICC value or power is achievable.
This is important in portable applications where extended battery life is of major concern.
A recovery time is required when exiting from deep power-down mode. For a read-array operation, a
minimum of td(RP) is required before data is valid, and a minimum of trec(RPHE) and trec(RPHW) in deep
power-down mode is required before data input to the CSM can be recognized. With RP at ground, the WSM
is reset and the status register is cleared, effectively eliminating accidental programming to the array during
system reset. After restoration of power, the device does not recognize any operation command until RP is
returned to a VIH or VHH level.
Should RP go low during a program or erase operation, the device powers down and, therefore, becomes
nonfunctional. Data being written or erased at that time becomes invalid or indeterminate, requiring that the
operation be performed again after power restoration.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com