Electronic Components Datasheet Search
  English  ▼

X  

DS1743 Datasheet(PDF) 3 Page - Maxim Integrated Products

Part # DS1743
Description  Y2K-Compliant, Nonvolatile Timekeeping
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS1743 Datasheet(HTML) 3 Page - Maxim Integrated Products

  DS1743 Datasheet HTML 1Page - Maxim Integrated Products DS1743 Datasheet HTML 2Page - Maxim Integrated Products DS1743 Datasheet HTML 3Page - Maxim Integrated Products DS1743 Datasheet HTML 4Page - Maxim Integrated Products DS1743 Datasheet HTML 5Page - Maxim Integrated Products DS1743 Datasheet HTML 6Page - Maxim Integrated Products DS1743 Datasheet HTML 7Page - Maxim Integrated Products DS1743 Datasheet HTML 8Page - Maxim Integrated Products DS1743 Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
DS1743/DS1743P Y2K-Compliant, Nonvolatile Timekeeping RAMs
3 of 16
ORDERING INFORMATION
PART
TEMP RANGE
PIN-PACKAGE
VOLTAGE
(V)
TOP MARK**
DS1743-85
0°C to +70°C
28 EDIP Module
5
DS1743-85
DS1743-100
0°C to +70°C
28 EDIP Module
5
DS1743-100
DS1743-100 IND
-40°C to +85°C
28 EDIP Module
5
DS1743-100-IND
DS1743P-85
0°C to +70°C
34 PowerCap*
5
DS1743P-85
DS1743P-100
0°C to +70°C
34 PowerCap*
5
DS1743P-100
DS1743P-100IND
-40°C to +85°C
34 PowerCap*
5
DS1743P-100 IND
DS1743W-120
0°C to +70°C
28 EDIP Module
3.3
DS1743W-120
DS1743W-120 IND
-40°C to +85°C
28 EDIP Module
3.3
DS1743W-120 IND
DS1743W-150
0°C to +70°C
28 EDIP Module
3.3
DS1743W-150
DS1743W-150 IND
-40°C to +85°C
28 EDIP Module
3.3
DS1743W-150 IND
DS1743WP-120
0°C to +70°C
34 PowerCap*
3.3
DS1743WP-120
DS1743WP-120 IND
-40°C to +85°C
34 PowerCap*
3.3
DS1743WP-120 IND
DS1743-85+
0°C to +70°C
28 EDIP Module
5
DS1743-85
DS1743-100+
0°C to +70°C
28 EDIP Module
5
DS1743-100
DS1743-100 IND+
-40°C to +85°C
28 EDIP Module
5
DS1743-100-IND
DS1743P-85+
0°C to +70°C
34 PowerCap*
5
DS1743P-85
DS1743P-100+
0°C to +70°C
34 PowerCap*
5
DS1743P-100
DS1743P-100IND+
-40°C to +85°C
34 PowerCap*
5
DS1743P-100 IND
DS1743W-120+
0°C to +70°C
28 EDIP Module
3.3
DS1743W-120
DS1743W-120 IND+
-40°C to +85°C
28 EDIP Module
3.3
DS1743W-120 IND
DS1743W-150+
0°C to +70°C
28 EDIP Module
3.3
DS1743W-150
DS1743W-150 IND+
-40°C to +85°C
28 EDIP Module
3.3
DS1743W-150 IND
DS1743WP-120+
0°C to +70°C
34 PowerCap*
3.3
DS1743WP-120
DS1743WP-120 IND+
-40°C to +85°C
34 PowerCap*
3.3
DS1743WP-120 IND
DS9034PCX
0°C to +70°C
PowerCap
—
DS9034PC
DS9034I-PCX
-40°C to +85°C
PowerCap IND
—
DS9034PCI
DS9034PCX+
0°C to +70°C
PowerCap
—
DS9034PC
DS9034I-PCX+
-40°C to +85°C
PowerCap IND
—
DS9034PCI
+Denotes a lead-free package.
*DS9034PCX required (must be ordered separately).
**A ‘+’ indicates lead-free. The top mark will include a ‘+’ symbol on lead-free devices.
DESCRIPTION
The DS1743 is a full-function, year-2000-compliant (Y2KC), real-time clock/calendar (RTC) and 8k x 8
nonvolatile static RAM. User access to all registers within the DS1743 is accomplished with a bytewide
interface as shown in Figure 1. The RTC information and control bits reside in the eight uppermost RAM
locations. The RTC registers contain century, year, month, date, day, hours, minutes, and seconds data in
24-hour binary-coded decimal (BCD) format. Corrections for the day of the month and leap year are made
automatically. The RTC clock registers are double buffered to avoid access of incorrect data that can occur
during clock update cycles. The double-buffered system also prevents time loss as the timekeeping
countdown continues unabated by access to time register data. The DS1743 also contains its own power-
fail circuitry, which deselects the device when the VCC supply is in an out-of-tolerance condition. When
VCC is above VPF, the device is fully accessible. When VCC is below VPF, the internal CE signal is forced
high, preventing any access. When VCC rises above VPF, access remains inhibited for TREC, allowing time
for the system to stabilize. These features prevent loss of data from unpredictable system operation brought
on by low VCC as errant access and update cycles are avoided.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com