| Electronic Components Datasheet Search |
|
TMS320DM6435 Datasheet(PDF) 32 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320DM6435 Datasheet(HTML) 32 Page - Texas Instruments |
|
32 / 252 page ![]() www.ti.com TMS320DM6435 Digital Media Processor SPRS344B – NOVEMBER 2006 – REVISED NOVEMBER 2007 Table 2-9. EMIFA Terminal Functions (Boot Configuration) SIGNAL TYPE(1) OTHER(2)(3) DESCRIPTION ZWT ZDU NAME NO. NO. EMIFA: BOOT CONFIGURATION EM_A[4]/GP[10]/ IPD These pins are multiplexed between the EMIFA and GPIO. When A17 B21 I/O/Z (AEAW2/PLLMS2) DVDD33 RESET or POR is asserted, these pins function as EMIFA configuration pins. At reset if AEM[2:0] = 001 (EMIFA in 8-bit Async EM_A[1]/(ALE)/GP[9]/ IPD A16 B20 I/O/Z mode), then the input states of AEAW[2:0] are sampled to set the (AEAW1/PLLMS1) DVDD33 EMIFA Address Bus Width. After reset, these pins function as EMIFA or GPIO pin functions based on pin mux selection. EM_A[2]/(CLE)/GP[8]/ IPD For more details on the AEAW/PLLMS functions, see Section 3.5.1.2, B16 A20 I/O/Z (AEAW0/PLLMS0) DVDD33 EMIFA Address Width Select (AEAW) and Fast Boot PLL Multipler Select (PLLMS). EM_BA[1]/GP[5]/ IPD These pins are multiplexed between the EMIFA and GPIO. When C16 C20 I/O/Z (AEM0) DVDD33 RESET or POR is asserted, these pins function as EMIFA configuration pins. At reset, the input states of AEM[2:0] are sampled EM_BA[0]/GP[6]/ IPD C17 E20 I/O/Z to set the EMIFA Pinout Mode. (AEM1) DVDD33 For more details, see Section 3.5.1, Configurations at Reset. After reset, these pins function as EMIFA or GPIO pin functions based on EM_A[0]/GP[7]/ IPD pin mux selection. B17 C21 I/O/Z (AEM2) DVDD33 For more details on the AEM functions, see Section 3.5.1.1, EMIFA Pinout Mode (AEM[2:0]). (1) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal (2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 3.9.1, Pullup/Pulldown Resistors. (3) Specifies the operating I/O supply voltage for each signal Device Overview 32 Submit Documentation Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |