TMS320DM6435 datasheet(83/252 Pages) TI

83 / 252 page

www.ti.com

TMS320DM6435

Digital Media Processor

SPRS344B – NOVEMBER 2006 – REVISED NOVEMBER 2007

The following subsections provide more details on the device configurations determined at device reset:

AEM and AEAW/PLLMS.

3.5.1.1 EMIFA Pinout Mode (AEM[2:0])

To support different usage scenarios, the DM6435 provides intricate pin multiplexing between the EMIFA

and other peripherals. The PINMUX0.AEM register bit field in the System Module determines the EMIFA

Pinout Mode. The AEM[2:0] pins only select the default EMIFA Pinout Mode. It is latched at device reset

de-assertion (high) into the BOOTCFG.DAEM bit field. The AEM[2:0] value also sets the default of the

PINMUX0.AEM bit field. While the BOOTCFG.DAEM bit field shows the actual latched value and cannot

be modified, the PINMUX0.AEM value can be changed by software to modify the EMIFA Pinout Mode.

Note: The AEM[2:0] value does not affect the operation of the EMIFA module itself. It only affects which

EMIFA pins are brought out to the device pins. For more details on the AEM settings, see Section 3.7,

Multiplexed Pin Configurations.

In addition, for Fastboot modes (FASTBOOT = 1), the bootloader code determines the PLL1 multiplier

based on the default settings of AEM[2:0] and PLLMS[2:0]. For more details, see Section 3.4.1.1,

Fastboot, and Section 3.5.1.2, EMIFA Address Width Select (AEAW) and FASTBOOT PLL Multiplier

Select (PLLMS).

3.5.1.2 EMIFA Address Width Select (AEAW) and FASTBOOT PLL Multiplier Select (PLLMS)

The AEAW[2:0]/PLLMS[2:0] pins serve two functional purposes (AEAW or PLLMS), depending on the

FASTBOOT and AEM settings. The AEAW[2:0]/PLLMS[2:0] pins are latched at device reset de-assertion

(high) and captured in the BOOTCFG.PLLMS bit field. This value also sets the default of the

PINMUX0.AEAW field.

While the BOOTCFG.PLLMS field shows the actual latched value and cannot be modified, the

PINMUX0.AEAW value can be changed by software to modify the EMIFA pinout.

AEAW as EMIFA Address Width Select (AEAW)

If AEM[2:0] = 001b [8-bit EMIFA (Async) Pinout Mode 1], the AEAW[2:0]/PLLMS[2:0] pins serve as AEAW

to set the default of the EMIFA Address Width Selection.

When EMIFA is used in the 8-bit EMIFA (Async) Pinout Mode 1 (PINMUX0.AEM = 001b), the user has the

option to determine how many address pins are needed. The unused address pins can be used as

general-purpose input/output (GPIO) pins or extra data pins for VPFE. For more details on how the AEAW

settings control the exact pin out when AEM = 001b, see Section 3.7.3.11, EMIFA/VPSS Block Muxing.

For other EMIFA Pinout Modes (AEM not 001b), AEAW is not applicable in determining the EMIFA

address width.

Note: AEAW[2:0] value does not affect the operation of the EMIFA module itself. It only affects which of

the EMIFA address bits are brought out to the device pins.

AEAW as Fast Boot PLL Multiplier Select (PLLMS)

If FASTBOOT = 1, and AEM[2:0] = 000b [No EMIFA] or 101b [8-bit EMIFA (NAND) Pinout Mode 5], the

AEAW[2:0]/PLLMS[2:0] pins serve as PLLMS to select PLL multiplier for Fastboot modes.

For more information on boot modes and the FASTBOOT PLL multiplier selection, see Section 3.4.1, Boot

Modes.

Submit Documentation Feedback

Device Configuration

TMS320DM6435 Datasheet(PDF) 83 Page - Texas Instruments

TMS320DM6435 Datasheet(HTML) 83 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL