| Electronic Components Datasheet Search |
|
ADF4108 Datasheet(PDF) 3 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADF4108 Datasheet(HTML) 3 Page - Analog Devices |
|
3 / 20 page ![]() Data Sheet ADF4108 Rev. E | Page 3 of 20 SPECIFICATIONS AVDD = DVDD = 3.3 V ± 2%, AVDD ≤ VP ≤ 5.5 V, AGND = DGND = CPGND = 0 V, RSET = 5.1 kΩ, dBm referred to 50 Ω, TA = TMIN to TMAX, unless otherwise noted. Table 1. Parameter B Version1 B Chips2 (Typ) Unit Test Conditions/Comments RF CHARACTERISTICS See Figure 11 for input circuit RF Input Frequency (RFIN) 1.0/8.0 1.0/8.0 GHz min/max For lower frequencies, ensure slew rate (SR) > 320 V/µs RF Input Sensitivity −5/+5 −5/+5 dBm min/max Maximum Allowable Prescaler Output Frequency3 300 300 MHz max P = 8 325 325 MHz max P = 16 REFIN CHARACTERISTICS REFIN Input Frequency 20/250 20/250 MHz min/max For f < 20 MHz, ensure SR > 50 V/µs REFIN Input Sensitivity4 0.8/VDD 0.8/VDD V p-p min/max Biased at AVDD/25 REFIN Input Capacitance 10 10 pF max REFIN Input Current ±100 ±100 µA max PHASE DETECTOR Phase Detector Frequency6 104 104 MHz max CHARGE PUMP Programmable; see Figure 18 ICP Sink/Source High Value 5 5 mA typ With RSET = 5.1 kΩ Low Value 625 625 µA typ Absolute Accuracy 2.5 2.5 % typ With RSET = 5.1 kΩ RSET Range 3.0/11 3.0/11 kΩ typ See Figure 18 ICP Three-State Leakage 1 1 nA typ 1 nA typical; TA = 25°C Sink and Source Current Matching 2 2 % typ 0.5 V ≤ VCP ≤ VP − 0.5 V ICP vs. VCP 1.5 1.5 % typ 0.5 V ≤ VCP ≤ VP − 0.5 V ICP vs. Temperature 2 2 % typ VCP = VP/2 LOGIC INPUTS VIH, Input High Voltage 1.4 1.4 V min VIL, Input Low Voltage 0.6 0.6 V max IINH, IINL, Input Current ±1 ±1 µA max CIN, Input Capacitance 10 10 pF max LOGIC OUTPUTS VOH, Output High Voltage 1.4 1.4 V min Open-drain output chosen; 1 kΩ pull-up resistor to 1.8 V VOH, Output High Voltage VDD − 0.4 VDD − 0.4 V min CMOS output chosen IOH, Output High Current 100 100 µA max VOL, Output Low Voltage 0.4 0.4 V max IOL = 500 µA POWER SUPPLIES AVDD 3.2/3.6 3.2/3.6 V min/max DVDD AVDD AVDD VP AVDD/5.5 AVDD/5.5 V min/max AVDD ≤ VP ≤ 5.5 V IDD (AIDD + DIDD)7 17 17 mA max 15 mA typ IP 0.4 0.4 mA max TA = 25°C Power-Down Mode (AIDD + DIDD)8 10 10 µA typ |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |