| Electronic Components Datasheet Search |
|
TS4270 Datasheet(PDF) 4 Page - Taiwan Semiconductor Company, Ltd |
|
|
|||||||||||||||||||||||||||||
TS4270 Datasheet(HTML) 4 Page - Taiwan Semiconductor Company, Ltd |
|
4 / 9 page ![]() Preliminary TS4270 5V Ultra Low Dropout Fixed Voltage Regulator 4/9 Version: A07 Reset Timing The power-on reset delay time is defined by the charging time of an external capacitor CD which can be calculated as follows: CD = (Δt x ID,C) / ΔV CD = Delay capacitors Definitions: Δt = Reset delay Time trd ID,C = Charge current, typical 14uA ΔV = VDU, typical 1.8V VDU = Upper reset timing threshold at CD for reset delay time trd = ΔV x CD/ID,C The reset reaction time trr is the time it takes the voltage regulator to set the reset out LOW after the output voltage has dropped below the reset threshold. It is typical 1uS for delay capacitor of 47nF. For other values for CD the reaction time can be estimated using the following equation: trr ≈ 20s/F x CD Test Circuit Application Circuit |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |