Electronic Components Datasheet Search
  English  ▼

X  

OPA567 Datasheet(PDF) 3 Page - Texas Instruments

Part # OPA567
Description  Rail-to-Rail I/O, 2A POWER AMPLIFIER
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

OPA567 Datasheet(HTML) 3 Page - Texas Instruments

  OPA567 Datasheet HTML 1Page - Texas Instruments OPA567 Datasheet HTML 2Page - Texas Instruments OPA567 Datasheet HTML 3Page - Texas Instruments OPA567 Datasheet HTML 4Page - Texas Instruments OPA567 Datasheet HTML 5Page - Texas Instruments OPA567 Datasheet HTML 6Page - Texas Instruments OPA567 Datasheet HTML 7Page - Texas Instruments OPA567 Datasheet HTML 8Page - Texas Instruments OPA567 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 27 page
background image
OPA567
SBOS287A
3
www.ti.com
ELECTRICAL CHARACTERISTICS: VS = +2.7V to +5.5V
Boldface limits apply over the specified temperature range, TA = –40°C to +85°C.
At TCASE = +25°C, RL = 1kΩ, and connected to VS/2, unless otherwise noted.
NOTES:
(1) See typical characteristic,
Maximum Output Voltage vs Frequency.
(2) See typical characteristic,
Total Harmonic Distortion + Noise vs Frequency.
(3) Swing to the rail is measured in final test. Under those conditions, the AOL is derived from characterization.
(4) See Safe Operating Area (SOA) plots.
(5) See typical characteristic,
Overshoot vs Load Capacitance.
(6) See the
Typical Characteristics section. Higher frequency output impedance can affect frequency stability.
(7) External current limit setting resistor is required; see Figure 1.
(8) ILIMIT is the value of the desired current limit and is equal to 9800(ISET), where ISET is the current through the ISET pin. ILIMIT tolerance is proportional to the ratio of
ILIMIT/ISET. Errors from this parameter can be calibrated out—see the Applications Information section.
(9) VSET is a voltage reference that equals the difference between the voltage of the ISET pin and V–, and is referenced to the negative rail. Errors from this parameter
can be calibrated out—see the
Applications Information section.
OPA567
PARAMETER
CONDITION
MIN
TYP
MAX
UNITS
OFFSET VOLTAGE
Input Offset Voltage
VOS
IO = 0V, VS = +5V
±0.5
±2mV
vs Temperature
dVOS /dT
TA = –40°C to +85°C
±1.3
µV/
°C
vs Power Supply
PSRR
VS = +2.7V to +5.5V, VCM = (V–) +0.55V
12
60
µV/V
INPUT BIAS CURRENT
Input Bias Current
IB
±1
±10
pA
vs Temperature
(doubles every 10
°C)
Input Offset Current
IOS
±2
±10
pA
NOISE
Input Voltage Noise Density, f = 1kHz
en
12
nV/
√Hz
f = 0.1Hz to 10Hz
8
µV
PP
Current Noise Density, f = 1kHz
in
0.6
fA/
√Hz
INPUT VOLTAGE RANGE
Common-Mode Voltage Range
VCM
Linear Operation
(V–) – 0.1
(V+) + 0.1
V
Common-Mode Rejection Ratio
CMRR
VS = +5V, –0.1V < VCM < 3.2V
80
100
dB
VS = +5V, –0.1V < VCM < 5.1V
60
80
dB
INPUT IMPEDANCE
Differential
1013 || 4.5
Ω || pF
Common-Mode
1013 || 9
Ω || pF
OPEN-LOOP GAIN
Open-Loop Voltage Gain
AOL
0.2V < VO < 4.8V, RL = 1kΩ, VS = +5V
100
126
dB
0.3V < VO < 4.7V, RL = 1.15Ω, VS = +5V
90
dB
FREQUENCY RESPONSE
Gain Bandwidth Product
GBW
1.2
MHz
Slew Rate
SR
G = +1, VO = 4.0V Step
1.2
V/
µs
Full-Power Bandwidth(1)
See Typical Characteristics
Settling Time:
±0.1%
G = –1, VO = 4.0V Step
5
µs
Total Harmonic Distortion + Noise(2)
THD+N
See Typical Characteristics
OUTPUT
Voltage Output Swing from Rail
VO
RL = 1kΩ, AOL > 100dB
(V–) + 0.2
(VS) ± 0.02
(V+) – 0.2
V
IO = ±2A, VS = +5V, AOL > 80dB (3)
(V–) + 0.3
(VS) ± 0.2
(V+) – 0.3
V
Maximum Continuous Current Output: dc (4)
2.4
A
Capacitive Load Drive(5)
CLOAD
See Typical Characteristics
Closed-Loop Output Impedance(6)
RO
G = 1, dc
0.1
Ω
G = 1, f = 10kHz
0.44
Ω
G = 1, f = 1.2MHz
45
Ω
Output Disabled Output Impedance
12M || 570
Ω || pF
CURRENT LIMIT (ISET Pin)
Output Current Limit (7)
Externally Adjustable
±0.2 to ±2.2
A
Current Limit Equation(8)
ILIMIT = ISET • 9800
A
RSET Equation
RSET = 9800 (1.18V/ILIMIT)
Ω
Current Limit Tolerance (8), Positive
ILIMIT = 1A
±3
±10
%
Negative
ILIMIT = 1A
±3
±15
%
VSET Tolerance(9)
(V–) + 1.05
(V–) + 1.18
(V–) + 1.3
V
ENABLE/SHUTDOWN INPUT
Enable Pin Bias Current
VSD = 0V
0.2
µA
HIGH (Output enabled)
VSD
Pin Open or Forced HIGH
(V–) + 2.5
V
LOW (Output disabled)
VSD
Pin Forced LOW
(V–) + 0.8
V
Output Disable Time
RL = 1Ω
0.5
µs
Output Enable Time
RL = 1Ω
15
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com