| Electronic Components Datasheet Search |
|
W39V080AP Datasheet(PDF) 3 Page - Winbond |
|
|
|||||||||||||||||||||||||||||
W39V080AP Datasheet(HTML) 3 Page - Winbond |
|
3 / 34 page ![]() W39V080A Publication Release Date: Dec. 28, 2005 - 3 - Revision A4 1. GENERAL DESCRIPTION The W39V080A is an 8-megabit, 3.3-volt only CMOS flash memory organized as 1M × 8 bits. For flexible erase capability, the 8Mbits of data are divided into 16 uniform sectors of 64 Kbytes. The device can be programmed and erased in-system with a standard 3.3V power supply. A 12-volt VPP is required for accelerated program. The unique cell architecture of the W39V080A results in fast program/erase operations with extremely low current consumption. This device can operate at two modes, Programmer bus interface mode and LPC bus interface mode. As in the Programmer interface mode, it acts like the traditional flash but with a multiplexed address inputs. But in the LPC interface mode, this device complies with the Intel LPC specification. The device can also be programmed and erased using standard EPROM programmers. 2. FEATURES Single 3.3-volt operations: − 3.3-volt Read − 3.3-volt Erase − 3.3-volt Program Fast Program operation: − VPP = 12V − Byte-by-Byte programming: 9 μS (typ.) Fast Erase operation: − Sector erase 0.9 Sec. (tpy.) Fast Read access time: Tkq 11 nS Endurance: 30K cycles (typ.) Twenty-year data retention 16 Even sectors with 64K bytes Any individual sector can be erased Dual BIOS function − Full-chip Partition with 8M-bit or Dual-block Partition with 4M-bit Hardware protection: − #TBL supports 64-Kbyte Boot Block hardware protection − #WP supports the whole chip except Boot Block hardware protection Ready/#Busy output (RY/#BY) − Detect program or erase cycle completion Hardware reset pin (#RESET) − Reset the internal state machine to the read mode VPP input pin − Acceleration (ACC) function accelerates program timing Low power consumption − Read Active current: 15 mA (typ. for LPC mode) Automatic program and erase timing with internal VPP generation End of program or erase detection − Toggle bit − Data polling Latched address and data TTL compatible I/O Available packages: 32L PLCC, 32L STSOP, 40L TSOP(10 x 20 mm), 32L PLCC Lead free, 32L STSOP Lead free and 40L TSOP (10 x 20 mm) Lead free |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |