| Electronic Components Datasheet Search |
|
LP5562 Datasheet(PDF) 25 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LP5562 Datasheet(HTML) 25 Page - Texas Instruments |
|
25 / 52 page ![]() 25 LP5562 www.ti.com SNVS820B – APRIL 2013 – REVISED DECEMBER 2016 Product Folder Links: LP5562 Submit Documentation Feedback Copyright © 2013–2016, Texas Instruments Incorporated 7.5 Programming 7.5.1 SRAM Memory In the LP5562 there is a SRAM memory reserved for storing the LED lighting programs. Each engine has its own section of the memory so that engine 1 has registers 10h to 2Fh, engine 2 has registers 30h to 4Fh, and engine 3 has registers 50h to 6Fh. For each engine 16 engine commands (16-bit) can be stored. Each 16-bit command takes up two I2C registers. Table 23. SRAM Memory Registers Address Register Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 10h Prog mem ENG1 COMMAND1_ENG1[15:8] 11h Prog mem ENG1 COMMAND1_ENG1[7:0] ... 2Eh Prog mem ENG1 COMMAND16_ENG1[15:8] 2Fh Prog mem ENG1 COMMAND16_ENG1[7:0] 30h Prog mem ENG2 COMMAND1_ENG2[15:8] 31h Prog mem ENG2 COMMAND1_ENG2[7:0] ... 4Eh Prog mem ENG2 COMMAND16_ENG2[15:8] 4Fh Prog mem ENG2 COMMAND16_ENG2[7:0] 50h Prog mem ENG3 COMMAND1_ENG3[15:8] 51h Prog mem ENG3 COMMAND1_ENG3[7:0] ... 6Eh Prog mem ENG3 COMMAND16_ENG3[15:8] 6Fh Prog mem ENG3 COMMAND16_ENG3[7:0] When downloading a program to the SRAM engine modes need to be set to Load mode (see Table 6). While loading sequential I2C writing can be used (repeated start see Figure 24). However, please note that sequential read of the SRAM is not possible. 7.5.2 I2C-Compatible Serial Bus Interface 7.5.2.1 Interface Bus Overview The I2C compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bidirectional communications between the IC's connected to the bus. The two interface lines are the Serial Data Line (SDA), and the Serial Clock Line (SCL). These lines should be connected to a positive supply, via a pullup resistor and remain HIGH even when the bus is idle. Every device on the bus is assigned a unique address and acts as either a Master or a Slave depending on whether it generates or receives the serial clock (SCL). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |