Electronic Components Datasheet Search
  English  ▼

X  

USB3300 Datasheet(PDF) 22 Page - SMSC Corporation

Part # USB3300
Description  Hi-Speed USB Host, Device or OTG PHY with ULPI Low Pin Interface
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB3300 Datasheet(HTML) 22 Page - SMSC Corporation

Back Button USB3300 Datasheet HTML 18Page - SMSC Corporation USB3300 Datasheet HTML 19Page - SMSC Corporation USB3300 Datasheet HTML 20Page - SMSC Corporation USB3300 Datasheet HTML 21Page - SMSC Corporation USB3300 Datasheet HTML 22Page - SMSC Corporation USB3300 Datasheet HTML 23Page - SMSC Corporation USB3300 Datasheet HTML 24Page - SMSC Corporation USB3300 Datasheet HTML 25Page - SMSC Corporation USB3300 Datasheet HTML 26Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 55 page
background image
Hi-Speed USB Host, Device or OTG PHY with ULPI Low Pin Interface
Datasheet
Revision 1.08 (11-07-07)
22
SMSC USB3300
DATASHEET
Each time DIR changes, a “turn-around” cycle occurs where neither the Link nor PHY drive the data
bus for one clock cycle. During the “turn–around“cycle, the state of DATA[7:0] is unknown and the PHY
will not read the data bus.
Because USB uses a bit-stuffing encoding, some means of allowing the PHY to throttle the USB
transmit data is needed. The ULPI signal NXT is used to request the next byte to be placed on the
databus by the Link layer.
6.1.3
ULPI Interface Timing
The control and data timing relationships are given in Figure 6.3, "ULPI Timing Diagram" and Table 6.2,
"ULPI Interface Timing". The USB300 PHY provides CLKOUT and all timing is relative to the rising
clock edge. The timing relationships detailed below apply to Synchronous Mode only.
Note:
VDD3.3 = 3.0 to 3.6V; VSS = 0V; TA = -40C to 85C; unless otherwise specified.
6.1.4
ULPI Register Array
The USB3300 PHY implements all of the ULPI registers detailed in the ULPI revision 1.1 specification.
The complete USB3300 ULPI register set is shown in Table 6.3, "ULPI Register Map". All registers are
8 bits. This table also includes the default states of the register upon POR. The RESET bit in the
Figure 6.3 ULPI Timing Diagram
Table 6.2 ULPI Interface Timing
PARAMETER
SYMBOL
MIN
MAX
UNITS
Setup time (control in, 8-bit data in)
TSC,TSD
5.0
ns
Hold time (control in, 8-bit data in)
THC, THD
0ns
Output delay (control out, 8-bit data out)
TDC, TDD
2.0
5.0
ns
Clock Out -
CLKOUT
Control In -
STP
Data In -
DATA[7:0]
Control Out -
DIR, NXT
Data Out -
DATA[7:0]
T
SC
T
SD
T
HC
T
HD
T
DC
T
DC
T
DD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com