LM82

SNIS113D – JANUARY 2000 – REVISED MARCH 2013

www.ti.com

D4: T_CRIT mask for Remote temperature, when set to 1 a remote temperature reading that exceeds T_CRIT

setpoint will not activate the T_CRIT_A pin.

D3: T_CRIT mask, this bit must be set to a 1 before the T_CRIT setpoint is lowered below 127 in order for

T_CRIT_A pin to function properly.

D2: T_CRIT mask for Local reading, when set to 1 a Local temperature reading that exceeds T_CRIT setpoint

will not activate the T_CRIT_A pin.

D1: INT active state inversion. When INT Inversion is set to a 1 the active state of the INT output will be a logical

high. A low would then select an active state of a logical low.

D6 and D0: These bits are always set to 0 and reserved for future use. A write of 1 will return a 0 when read.

LOCAL AND REMOTE HIGH SETPOINT REGISTERS (LHS, RHS)

Table 4. LOCAL AND REMOTE HIGH SETPOINT REGISTERS (LHS, RHS) (Read Address 05h, 07h/Write

Address 0Bh, 0Dh):

D7

D6

D5

D4

D3

D2

D1

D0

MSB

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

LSB

D7–D0: HIGH setpoint temperature data. Power up default is LHIGH = RHIGH=127°C.

T_CRIT REGISTER (TCS)

Table 5. T_CRIT REGISTER (TCS) (Read Address 42h/Write Address 5Ah):

D7

D6

D5

D4

D3

D2

D1

D0

MSB

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

LSB

D7–D0: T_CRIT setpoint temperature data. Power up default is T_CRIT = 127°C.

16

Submit Documentation Feedback

Copyright © 2000–2013, Texas Instruments Incorporated

Product Folder Links: LM82