| Electronic Components Datasheet Search |
|
LM8327 Datasheet(PDF) 39 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LM8327 Datasheet(HTML) 39 Page - Texas Instruments |
|
39 / 65 page ![]() LM8327 www.ti.com SNLS329A – SEPTEMBER 2011 – REVISED MAY 2013 GPIOPDATA2 - GPIO Data Register 2 Table 65. GPIOPDATA2 - GPIO Data Register 2 Register - Name Address Type Register Function This register is used for data input/output of KPY[11:8], PWM[2:0], EXTIO. Every data I/O is masked with the associated MASK register. If one of the I/Os is defined as output (see Table 68) values written to this GPIODATA2 0xC4 R/W register are masked with MASK and then applied to the associated pin. If one of the I/Os is defined as input (see Table 68) values read from this register hold the masked input value of the associated pin. Bit - Name Bit Default Bit Function Mask Status for EXTIO when enabled as GPIO: MASK23 15 0x0 1: EXTIO enabled 0: EXTIO disabled Mask Status for PWM2 when enabled as GPIO: MASK22 14 0x0 1: PWM2 enabled 0: PWM2 disabled Mask Status for PWM1 when enabled as GPIO: MASK21 13 0x0 1: PWM1 enabled 0: PWM1 disabled Mask Status for PWM0 when enabled as GPIO: MASK20 12 0x0 1: PWM0 enabled 0: PWM0 disabled Mask Status for KPY11 when enabled as GPIO: MASK19 11 0x0 1: KPY11 enabled 0: KPY11 disabled Mask Status for KPY10 when enabled as GPIO: MASK18 10 0x0 1: KPY10 enabled 0: KPY10 disabled Mask Status for KPY9 when enabled as GPIO: MASK17 9 0x0 1: KPY9 enabled 0: KPY9 disabled Mask Status for KPY8 when enabled as GPIO: MASK16 8 0x0 1: KPY8 enabled 0: KPY8 disabled DATA23 7 0x0 Pin Status for EXTIO when enabled as GPIO. DATA22 6 0x0 Pin Status for PWM2 when enabled as GPIO. DATA21 5 0x0 Pin Status for PWM1 when enabled as GPIO. DATA20 4 0x0 Pin Status for PWM0 when enabled as GPIO. DATA19 3 0x0 Pin Status for KPY11 when enabled as GPIO DATA18 2 0x0 Pin Status for KPY10 when enabled as GPIO. DATA17 1 0x0 Pin Status for KPY9 when enabled as GPIO. DATA16 0 0x0 Pin Status for KPY8 when enabled as GPIO. GPIOPDIR0 - GPIO Port Direction Register 0 Table 66. GPIOPDIR0 - GPIO Port Direction Register 0 Register - Name Address Type Register Function GPIODIR0 0xC6 R/W Port direction for KPX[7:0]. Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 39 Product Folder Links: LM8327 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |