Electronic Components Datasheet Search
  English  ▼

X  

CDCM1802 Datasheet(PDF) 5 Page - Texas Instruments

Part # CDCM1802
Description  CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

CDCM1802 Datasheet(HTML) 5 Page - Texas Instruments

  CDCM1802 Datasheet HTML 1Page - Texas Instruments CDCM1802 Datasheet HTML 2Page - Texas Instruments CDCM1802 Datasheet HTML 3Page - Texas Instruments CDCM1802 Datasheet HTML 4Page - Texas Instruments CDCM1802 Datasheet HTML 5Page - Texas Instruments CDCM1802 Datasheet HTML 6Page - Texas Instruments CDCM1802 Datasheet HTML 7Page - Texas Instruments CDCM1802 Datasheet HTML 8Page - Texas Instruments CDCM1802 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 30 page
background image
5
CDCM1802
www.ti.com
SCAS759C – APRIL 2004 – REVISED JULY 2017
Product Folder Links: CDCM1802
Submit Documentation Feedback
Copyright © 2004–2017, Texas Instruments Incorporated
(1)
Required to maintain AC specifications
(2)
Required to maintain device functionality
(3)
Operating the CDCM1802 LVCMOS output above the maximum frequency will not cause a malfunction to the device, but the Y1 output
signal swing will not achieve enough signal swing to meet the output specification. Therefore, the CDCM1802 can be operated at higher
frequencies, while the LVCMOS output Y1 becomes unusable.
6.5 Electrical Characteristics
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
LVPECL INPUT IN, IN
fclk
Input frequency
0
800
MHz
VCM
High-level input common mode
1
VDD − 0.3
V
VIN
Input voltage swing between IN and IN
See (1)
500
1300
mV
See (2)
150
1300
IIN
Input current
VI = VDD or 0 V
±10
µA
RIN
Input impedance
300
kΩ
CI
Input capacitance at IN, IN
1
pF
LVPECL OUTPUT DRIVER Y0, Y0
fclk
Output frequency (see Figure 3)
0
800
MHz
VOH
High-level output voltage
Termination with 50 Ω to VDD − 2 V
VDD − 1.18
VDD – 0.81
V
VOL
Low-level output voltage
Termination with 50 Ω to VDD − 2 V
VDD − 1.98
VDD – 1.55
V
VO
Output voltage swing between Y and Y
(see Figure 3)
Termination with 50 Ω to VDD − 2 V
500
mV
IOZL
Output 3-state
VDD = 3.6 V, VO = 0 V
5
µA
IOZH
VDD = 3.6 V, VO = VDD – 0.8 V
10
µA
CO
Output capacitance
VO = VDD or GND
1
pF
LOAD
Expected output load
50
Ω
LVCMOS OUTPUT PARAMETER, Y1
fclk
Output frequency(3) (see Figure 4)
0
200
MHz
VOH
High-level output voltage
VDD = min to max, IOH = −100 µA
VDD – 0.1
V
VDD = 3 V, IOH = −6 mA
2.4
VDD = 3 V, IOH = −12 mA
2
VOL
Low-level output voltage
VDD = min to max, IOL = 100 µA
0.1
V
VDD = 3 V, IOL = 6 mA
0.5
VDD = 3 V, IOL = 12 mA
0.8
IOH
High-level output current
VDD = 3.3 V, VO = 1.65 V
−29
mA
IOL
Low-level output current
VDD = 3.3 V, VO = 1.65 V
37
mA
IOZ
High-impedance state output current
VDD = 3.6 V, VO = VDD or 0 V
±5
µA
CO
Output capacitance
VDD = 3.3 V
2
pF
Load
Expected output loading (see Figure 9)
10
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com