Electronic Components Datasheet Search
  English  ▼

X  

LMP91051 Datasheet(PDF) 16 Page - Texas Instruments

Part # LMP91051
Description  LMP91051 Configurable AFE for Nondispersive Infrared (NDIR) Sensing Applications
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

LMP91051 Datasheet(HTML) 16 Page - Texas Instruments

Back Button LMP91051 Datasheet HTML 12Page - Texas Instruments LMP91051 Datasheet HTML 13Page - Texas Instruments LMP91051 Datasheet HTML 14Page - Texas Instruments LMP91051 Datasheet HTML 15Page - Texas Instruments LMP91051 Datasheet HTML 16Page - Texas Instruments LMP91051 Datasheet HTML 17Page - Texas Instruments LMP91051 Datasheet HTML 18Page - Texas Instruments LMP91051 Datasheet HTML 19Page - Texas Instruments LMP91051 Datasheet HTML 20Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 28 page
background image
LMP91051
SNAS581B – MARCH 2012 – REVISED MAY 2013
www.ti.com
Table 3. Write / Read Instruction Format
BIT[7]
BIT[6:4](1)
BIT[3:0]
0 : Write Instruction
Reserved to 0
Address
1 : Read Instruction
(1)
Specifying any value other than zero in Bit[6:4] is prohibited.
REGISTERS
This section describes the programmable registers and the associated programming sequence, if any, for the
device. The following table shows the summary listing of all the registers that are available to the user and their
power-up values.
POWER-UP/RESET
TITLE
ADDRESS (HEX)(1)
TYPE
VALUE (HEX)
Device
Read-Write
0x0
0x0
Configuration
(Read allowed in SDIO Mode)
DAC
Read-Write
0x1
0x80
Configuration
(Read allowed in SDIO Mode)
SDIO Mode
0xF
Write-only
0x0
Enable
(1)
Recommended values must be programmed where they are indicated in order to avoid unexpected results. Avoid writing to addresses
not mentioned in the document; this could cause unexpected results.
Device Configuration – Device Configuration Register (Address 0x0)
BIT
BIT SYMBOL
DESCRIPTION
0: IN1 (default)
7
INP_SEL
1: IN2
00: PGA1 OFF PGA2 OFF (default)
01: PGA1 OFF, PGA2 ON
[6:5]
EN
10: PGA1 ON, PGA2 OFF
11: PGA1 ON, PGA2 ON
0: PGA1 to PGA2 direct (default)
4
EXT_FILT
1: PGA1 to PGA2 via external filter
0 : 1.15V (default)
3
CMN_MODE
1 : 2.59V
00: 4 (default)
01: 8
[2:1]
GAIN2
10: 16
11: 32
0: 250 (default)
0
GAIN1
1: 42
DAC Configuration – DAC Configuration Register (Address 0x1)
The output DC level will shift according to the formula Vout_shift = –33.8mV * (NDAC – 128).
BIT
BIT SYMBOL
DESCRIPTION
[7:0]
NDAC
128 (0×80): Vout_shift = –33.8mV * (128 – 128) = 0mV (default)
SDIO Mode – SDIO Mode Enable Register (Address 0xf)
Write-only
BIT
BIT SYMBOL
DESCRIPTION
To enter SDIO Mode, write the successive sequence 0×FE and 0×ED. Write
[7:0]
SDIO_MODE_EN
anything other than this sequence to get out of mode.
16
Submit Documentation Feedback
Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: LMP91051



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com