6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP(1)

MAX

UNIT

VIK

Input clamp

voltage

II = -18 mA, VEN = 0

–1.2

V

IIH

I/O input high

leakage

VI = 5 V, VEN = 0

5.0

µA

ICCBA

Leakage from

Vref_B to Vref_A

Vref_B = 3.3 V, Vref_A = 1.8 V, VEN = Vref_A IO = 0, VI = 3.3 V or

GND

3.5

µA

ICCA + ICCB (3)

Total Current

through GND

Vref_B = 3.3 V, Vref_A = 1.8 V, VEN = Vref_A IO = 0, VI = 3.3 V or

GND

0.2

µA

IIN

Control pin current Vref_B = 5.5 V, Vref_A = 4.5 V, VEN = 0 to Vref_A IO = 0

±1

µA

Ioff

Power Off

Leakage Current

Vref_B = Vref_A = 0 V, VEN = GND IO = 0, VI = 5 V or GND

±1

µA

CI(ref_A/B/EN)

Input capacitance

VI = 3 V or 0

7

pF

Cio(off)

I/O pin off-state

capacitance

VO = 3 V or 0, VEN = 0

5.0

6.0

pF

Cio(on)

I/O pin on-state

capacitance

VO = 3 V or 0, VEN = Vref_A

10.5

13

pF

VIH (EN pin)

High-level input

voltage

Vref_A = 1.5 V to 4.5 V

0.7×Vref_A

V

VIL (EN pin)

Low-level input

voltage

Vref_A = 1.5 V to 4.5 V

0.3×Vref_A

V

VIH (EN pin)

High-level input

voltage

Vref_A= 1.0 V to 1.5 V

0.8×Vref_A

V

VIL (EN pin)

Low-level input

voltage

Vref_A = 1.0 V to 1.5 V

0.3×Vref_A

V

∆t/∆v (EN pin)

Input transition rise

or fall rate for EN

pin

10

ns/V

ron (2)

On-state

resistance

VI = 0, IO = 64 mA

Vref_A = VEN = 3.3 V; Vref_B = 5 V

3

Ω

Vref_A = VEN = 1.8 V; Vref_B = 5 V

4

VI = 0, IO = 32 mA

Vref_A = VEN = 1.0 V; Vref_B = 5 V

9

Ω

Vref_A = VEN = 1.8 V; Vref_B = 5 V

4

VI = 0, IO = 32 mA , Vref_A = VEN = 2.5 V; Vref_B = 5 V

10

Ω

VI = 1.8 V, IO = 15 mA, Vref_A = VEN = 3.3 V; Vref_B = 5 V

5

Ω

VI = 1.0 V, IO = 10 mA, Vref_A = VEN = 1.8 V; Vref_B = 3.3 V

8

Ω

VI = 0 V, IO = 10 mA, Vref_A = VEN = 1.0 V; Vref_B = 3.3 V

6

Ω

VI = 0 V, IO = 10 mA, Vref_A = VEN = 1.0 V; Vref_B = 1.8 V

6

Ω

(1)

All typical values are at TA = 25°C.

(2)

Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is

determined by the lowest voltage of the two (A or B) terminals.

(3)

The actual supply current for LSF0204 is ICCA + ICCB; the leakage from Vref_B to Vref_A can be measured on Vref_A and Vref_B pin

www.ti.com

LSF0204-Q1

SLVSEM4B – JUNE 2018 – REVISED APRIL 2021

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

5