ADS1283IRHFR.B datasheet(32/67 Pages) TI2

32 / 67 page

SYNC

DRDY

(Pulse-sync mode)

tCSDL

tSPWH

tDR

CLK

tSPWL

DRDY

(Continuous-sync mode)

DOUT

(Pulse-sync mode)

DOUT

(Continuous-sync mode)

New Data Ready

ADS1283

SBAS565C – JANUARY 2014 – REVISED AUGUST 2019

www.ti.com

Product Folder Links: ADS1283

Submit Documentation Feedback

(1)

CLK rising edge to SYNC rising edge timing must not occur within the specified time window.

(2)

Continuous-sync mode; a free-running clock applied to the SYNC input without causing resynchronization. See Figure 46

8.4 Device Functional Modes

8.4.1 Synchronization (SYNC PIN and SYNC Command)

The ADS1283 can be synchronized to an external event, as well as to other ADS1283 devices if the

synchronization is applied simultaneously.

The ADS1283 has two sources for synchronization: the SYNC input pin and the SYNC command. The ADS1283

also has two synchronizing modes: pulse-sync and continuous-sync. In pulse-sync mode, the ADS1283

synchronizes to a single synchronization. In continuous-sync mode, either a single synchronization is used to

synchronize conversions, or a continuous clock is applied to the pin with a period equal to integer multiples of the

data rate. When the periods of the SYNC input and the DRDY output do not match, the ADS1283 resynchronizes

and conversions are restarted.

8.4.1.1 Pulse-Sync Mode

In pulse-sync mode, when a synchronization occurs (by pin or command), the ADS1283 unconditionally stops

and restarts the conversion process. When the ADC synchronizes, the device resets the internal filter memory,

DRDY goes high, and after the digital filter has settled, new conversion data are available as shown in Figure 45

and Table 12.

Figure 45. Pulse-Sync and Continuous-Sync Timing With Single Synchronization

Table 12. Pulse-Sync Timing for Figure 45 and Figure 46

PARAMETER

MIN

MAX

UNIT

tCSDL

CLK rising edge to SYNC rising edge(1)

–30

tSYNC

SYNC clock period(2)

Infinite

n / fDATA

tSPWH, L

SYNC pulse width, high or low

1 / fCLK

tDR

Time for data ready (SINC filter)

See Table 13

Time for data ready (FIR filter)

62.98046875 / fDATA + 468 / fCLK

ADS1283IRHFR.B Datasheet(PDF) 32 Page - Texas Instruments

ADS1283IRHFR.B Datasheet(HTML) 32 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL