TMDS181RGZRG4 datasheet(39/60 Pages) TI2

39 / 60 page

TMDS181, TMDS181I

www.ti.com

SLASE75D – AUGUST 2015 – REVISED SEPTEMBER 2017

Product Folder Links: TMDS181

Submit Documentation Feedback

Table 8. RX PATTERN VERIFIER CONTROL/STATUS Register Field Description(1) (continued)

ADDRESS

BITS

DEFAULT

DESCRIPTION

ACCESS

1Ah

7:0

‘h00

BERT_CNT[19:12]. BERT error count. Lane 1

1Bh

7:4

4’b0000

Reserved

3:0

4’b0000

BERT_CNT[23:20]. BERT error count. Lane 1

1Ch

7:0

‘h00

BERT_CNT[31:24]. BERT error count. Lane 2

1Dh

7:4

4’b0000

Reserved

3:0

4’b0000

BERT_CNT[35:32]. BERT error count. Lane 2

1Eh

7:0

‘h00

BERT_CNT[19:12]. BERT error count. Lane 3

7:4

4’b0000

Reserved

1Fh

3:0

‘h00

BERT_CNT[23:20]. BERT error count. Lane 3

20h

1’b0

Power Down Status Bit.

0 – Normal Operation (default)

1 – Device in Power Down Mode

1’b0

Standy Status Bit.

0 – Normal Operation (default)

1 – Device in Standby Mode

5:0

6’b000000

Reserved

TMDS181RGZRG4 Datasheet(PDF) 39 Page - Texas Instruments

TMDS181RGZRG4 Datasheet(HTML) 39 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL