DAC38RF82 datasheet(7/147 Pages) TI2

7 / 147 page

DAC38RF82, DAC38RF89

www.ti.com

SLASEA6D – FEBRUARY 2017 – REVISED JUNE 2020

Product Folder Links: DAC38RF82 DAC38RF89

Submit Documentation Feedback

Pin Functions

I/O

DESCRIPTION

NO.

NAME

C11, C12, D11, E11,

F12, J12, K11, L11,

M11, M12

AGND

–

Analog ground.

ALARM

CMOS output for ALARM condition. Default polarity is active low, but can be changed to active high via

RESET_CONFIG alm_out_pol control bit..

AMUX0

Analog test pin for SerDes, Lane 0 to Lane 3. Can be left floating.

AMUX1

Analog test pin for SerDes, Lane 4 to Lane 7. Can be left floating.

ATEST

Analog test pin for DAC, references and PLL. Can be left floating.

CLKTX+

Divided output clock, internal 100 Ω differential termination, self-biased, positive terminal.

CLKTX-

Divided output clock, internal 100 Ω differential termination, self-biased, negative terminal.

A10

DACCLK+

Device clock, internal 100 Ω differential termination, self-biased, positive terminal.

DACCLK-

Device clock, internal 100 Ω differential termination, self-biased, negative terminal.

A12

DACCLKSE

Single ended device clock optional input. Can be left floating if not used, internal 50 Ω termination.

A2, B2, C2, D2, D6, E2,

E7, F2, F6, G2, G7, H6,

J7, K2, L2, L3, L4, L5,

DGND

Digital ground.

C10

EXTIO

I/O

Requires a 0.1 μF decoupling capacitor to AGND.

GPI0

Factory use only. User should GND.

GPI1

Factory use only. User should GND.

GPO0

Used for CMOS SYNC0\ signal.

GPO1

Used for CMOS SYNC1\ signal.

IFORCE

Test pin for on chip parametrics. Can be left floating.

RBIAS

Full-scale output current bias. Change the full-scale output current through DACFS in register DACFS

(8.5.72). Expected to be 3.6 kΩ to GND for 40 mA full scale output.

RESET

Active low input for chip RESET, which resets all the programming registers to their default state. Internal

pull-up.

RX0+

CML SerDes interface lane 0 input, positive

RX0-

CML SerDes interface lane 0 input, negative

RX1+

CML SerDes interface lane 1 input, positive

RX1-

CML SerDes interface lane 1 input, negative

RX2+

CML SerDes interface lane 2 input, positive

RX2-

CML SerDes interface lane 2 input, negative

RX3+

CML SerDes interface lane 3 input, positive

RX3-

CML SerDes interface lane 3 input, negative

RX4+

CML SerDes interface lane 4 input, positive

RX4-

CML SerDes interface lane 4 input, negative

RX5+

CML SerDes interface lane 5 input, positive

RX5-

CML SerDes interface lane 5 input, negative

RX6+

CML SerDes interface lane 6 input, positive

RX6-

CML SerDes interface lane 6 input, negative

RX7+

CML SerDes interface lane 7 input, positive

RX7-

CML SerDes interface lane 7 input, negative

SCLK

Serial interface clock. Internal pull-down.

SDEN

Active low serial data enable, always an input to the DAC38RFxx. Internal pull-up.

M10

SDIO

I/O

Serial interface data. Bi-directional in 3-pin mode (default) and uni-directional input 4-pin mode. Internal

pull-down.

SDO

Uni-directional serial interface data output in 4-pin mode. The SDO pin is tri-stated in 3-pin interface

mode (default).

SLEEP

Active high asynchronous hardware power-down input. Internal pull-down.

SYNC0+

Synchronization request to transmitter for JESD204B link 0, LVDS positive output.

SYNC0-

Synchronization request to transmitter for JESD204B link 0, LVDS negative output.

SYNC1+

Synchronization request to transmitter for JESD204B link 1, LVDS positive output.

SYNC1-

Synchronization request to transmitter for JESD204B link 1, LVDS negative output.

DAC38RF82 Datasheet(PDF) 7 Page - Texas Instruments

DAC38RF82 Datasheet(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL