Electronic Components Datasheet Search
  English  ▼

X  

SMS01GAF Datasheet(PDF) 48 Page - Numonyx B.V

Part # SMS01GAF
Description  64 MByte, 128 MByte, 256 MByte 512 MByte and 1 GByte, 3.3V Supply Secure Digital??Card
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUMONYX [Numonyx B.V]
Direct Link  http://www.numonyx.com
Logo NUMONYX - Numonyx B.V

SMS01GAF Datasheet(HTML) 48 Page - Numonyx B.V

Back Button SMS01GAF Datasheet HTML 44Page - Numonyx B.V SMS01GAF Datasheet HTML 45Page - Numonyx B.V SMS01GAF Datasheet HTML 46Page - Numonyx B.V SMS01GAF Datasheet HTML 47Page - Numonyx B.V SMS01GAF Datasheet HTML 48Page - Numonyx B.V SMS01GAF Datasheet HTML 49Page - Numonyx B.V SMS01GAF Datasheet HTML 50Page - Numonyx B.V SMS01GAF Datasheet HTML 51Page - Numonyx B.V SMS01GAF Datasheet HTML 52Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 61 page
background image
Serial peripheral interface (SPI) mode
SMSxxxAF, SMSxxxFF, SMSxxxBF
48/61
7.4.2
R1b Format
This response token is similar to the R1 Format response token but for the option of adding
the busy signal.
The busy signal token can be any number of Bytes. A zero value indicates that the card is
busy. A non-zero value indicates that the card is ready for the next command.
7.4.3
R2 Format
This response token is two Bytes long. It is sent as a response to the SEND_STATUS
command.
7.4.4
R3 Format
This response token is sent by the card when a READ_OCR command is received. The
response length is 5 Bytes. The structure of the first Byte is identical to that of the R1 Format
response. The other four Bytes contain the OCR register.
For more details about responses, please refer to the SD Memory Card Specification v.1.01.
7.5
Clearing Status Bits
In the SPI mode, as described in the previous paragraphs, status bits are reported to the
host in three different formats: R1 Format response, R2 Format response and data error
token (the same bits may exist in several response types - e.g. Card ECC failed).
As in the SD mode, error bits are cleared when read by the host, regardless of the response
format.
State indicators are cleared either when read by the host or in accordance with the card
state. For more details, please refer to the SD Memory Card Specification.
7.6
SPI Bus Timings
Figure 38 illustrates the basic Command/Response transaction in SPI mode (that is, when
the card is ready).
Figure 39 describes a Command/ Response transaction when the card is busy (R1b
response format). For timings, refer to Table 25.
Table 28.
SPI Timing Symbols
S
Start Bit (=0)
T
Transmitter Bit (Host = 1, Card = 0)
P
One-Cycle Pull-up (=1)
E
End Bit (= 1)
Z
High impedance stage
D
Data Bits
*
Repeater



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com