| Electronic Components Datasheet Search |
|
PCF85263ATL/AX Datasheet(PDF) 89 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF85263ATL/AX Datasheet(HTML) 89 Page - NXP Semiconductors |
|
89 / 92 page ![]() NXP Semiconductors PCF85263A Tiny Real-Time Clock/calendar with alarm function, battery switch-over, time stamp input, and I2C-bus Tables Tab. 1. Ordering information ..........................................2 Tab. 2. Ordering options ................................................2 Tab. 3. Pin description ...................................................5 Tab. 4. RTC mode time registers .................................. 8 Tab. 5. Stop-watch mode time registers ........................9 Tab. 6. Control and function registers overview .......... 10 Tab. 7. Time and date registers in RTC mode (RTCM = 0) .....................................................11 Tab. 8. BCD coding .....................................................11 Tab. 9. Weekday assignments .................................... 12 Tab. 10. Month assignments in BCD format ..................13 Tab. 11. Time registers in stop-watch mode (RTCM = 1) ..................................................................14 Tab. 12. Alarm1 and alarm2 registers in RTC mode coded in BCD (RTCM = 0) ..............................16 Tab. 13. Alarm_enables- alarm enable control register (address 10h) bit description .............. 17 Tab. 14. Alarm1 and alarm2 registers in stop-watch mode coded in BCD (RTCM = 1) ....................20 Tab. 15. Alarm_enables- alarm enable control register (address 10h) bit description .............. 20 Tab. 16. WatchDog - WatchDog control and register (address 2Dh) bit description .......................... 23 Tab. 17. WatchDog durations ........................................23 Tab. 18. RAM_byte - 8-bit RAM register (address 2Ch) bit description ......................................... 25 Tab. 19. TSR_mode - timestamp mode control register (address 23h) bit description .............. 26 Tab. 20. Timestamp registers in RTC mode (RTCM = 0) ..................................................................28 Tab. 21. Timestamp registers in stop-watch mode (RTCM = 1) .....................................................29 Tab. 22. Offset - offset register (address 24h) bit description ....................................................... 30 Tab. 23. OFFM bit - oscillator control register (address 25h) .................................................. 30 Tab. 24. Offset values ................................................... 31 Tab. 25. Correction pulses for OFFM = 0 ......................31 Tab. 26. Correction pulses for OFFM = 1 ......................32 Tab. 27. INTA and INTB interrupt control bits ................34 Tab. 28. Definition of interrupt control bits .....................34 Tab. 29. Oscillator - oscillator control register (address 25h) bit description ...........................38 Tab. 30. CLKIV bit - oscillator control register (address 25h) .................................................. 38 Tab. 31. 12_24 bit - oscillator control register (address 25h) .................................................. 38 Tab. 32. LOWJ bit - oscillator control register (address 25h) .................................................. 38 Tab. 33. OSCD[1:0] bits - oscillator control register (address 25h) .................................................. 39 Tab. 34. CL[1:0] bits - oscillator control register (address 25h) .................................................. 39 Tab. 35. IO pin behavior in battery mode ......................40 Tab. 36. Battery_switch - battery switch control (address 26h) bit description ...........................40 Tab. 37. BSOFF bit - battery switch control (address 26h) bit description ..........................................40 Tab. 38. BSRR bit - battery switch control (address 26h) bit description ..........................................41 Tab. 39. BSM[1:0] bits - battery switch control (address 26h) bit description ...........................41 Tab. 40. Battery switch-over modes ..............................41 Tab. 41. BSTH - battery switch control (address 26h) bit description ..........................................45 Tab. 42. Pin_IO- pin input output control register (address 27h) bit description ...........................45 Tab. 43. CLKPM bit - Pin_IO control register (address 27h) .................................................. 45 Tab. 44. TSPULL bit - Pin_IO control register (address 27h) .................................................. 46 Tab. 45. TSL bit - Pin_IO control register (address 27h) ................................................................. 46 Tab. 46. TSPM[1:0] bits - Pin_IO control register (address 27h) .................................................. 46 Tab. 47. TSIM bit - Pin_IO control register (address 27h) ................................................................. 47 Tab. 48. INTAPM[1:0] bits - Pin_IO control register (address 27h) .................................................. 48 Tab. 49. INTA battery mode .......................................... 49 Tab. 50. Function - chip function control register (address 28h) bit description ...........................49 Tab. 51. 100TH bit - Function control register (address 28h) .................................................. 49 Tab. 52. PI[1:0] bits - Function control register (address 28h) .................................................. 49 Tab. 53. RTCM bit - Function control register (address 28h) .................................................. 50 Tab. 54. RTC time counting modes ...............................50 Tab. 55. STOPM bit - Function control register (address 28h) .................................................. 50 Tab. 56. Oscillator stop control when STOPM = 1 .........51 Tab. 57. COF[2:0] bits - Function control register (address 28h) .................................................. 51 Tab. 58. Clock duty cycles ............................................ 52 Tab. 59. Flags - Flag status register (address 2Bh) bit description .................................................. 52 Tab. 60. Reset - software reset control (address 2Fh) bit description ......................................... 53 Tab. 61. Registers reset values .....................................54 Tab. 62. Stop_enable - control of STOP bit (address 2Eh) .................................................................56 Tab. 63. Counter stop signal ......................................... 56 Tab. 64. I2C slave address byte ................................... 60 Tab. 65. Application configuration ................................. 61 Tab. 66. Limiting values ................................................ 64 Tab. 67. Characteristics .................................................64 Tab. 68. I2C-bus characteristics ....................................69 Tab. 69. SnPb eutectic process (from J-STD-020D) ..... 79 Tab. 70. Lead-free process (from J-STD-020D) ............79 Tab. 71. Selection of Real-Time Clocks ........................ 84 Tab. 72. Abbreviations ...................................................84 PCF85263A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 5 — 1 February 2021 89 / 92 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |