 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LAN9312 Datasheet(PDF) 420 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
LAN9312 Datasheet(HTML) 420 Page - SMSC Corporation |
|
|
420 / 458 page  High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface Datasheet Revision 1.2 (04-08-08) 420 SMSC LAN9312 DATASHEET 14.5.4.9 Buffer Manager Reset Status Register (BM_RST_STS) This register indicates when the Buffer Manager has been initialized by the reset process. Note 14.63 The default value of this bit is 0 immediately following any switch fabric reset and then self- sets to 1 once the ALR table is initialized. Register #: 1C08h Size: 32 bits BITS DESCRIPTION TYPE DEFAULT 31:1 RESERVED RO - 0 BM Ready When set, indicates the Buffer Manager tables have finished being initialized by the reset process. The initialization is performed upon any reset that resets the switch fabric. RO SS Note 14.63 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
