Document Feedback

AS7343L

Register Description

Datasheet

• PUBLIC

DS001038

• v2-00 • 2022-Aug-12

52

│ 27

10.2.2

ADC Timing Configuration / Integration Time

The integration time is set using the ATIME (0x81) and ASTEP (0xD4, 0xD5) registers. The integration

time, in milliseconds, is equal to:

Equation 1: Setting the integration time

������������������������ = (������������������������������ + 1) × (������������������������������ + 1) × 2.78µ������

It is not allowed that both settings

–ATIME and ASTEP – are set to “0”.

The integration time also defines the full-scale ADC value, which is equal to:

Equation 2: ADC full scale value2

������������������������������������������������������������������������ = (������������������������������ + 1) × (������������������������������ + 1)

ATIME Register (Address 0x81)

Figure 26:

ATIME Register

Addr: 0x81

ATIME

Bit

Bit Name

Default

Access

Bit Description

7:0

ATIME

0x00

RW

Integration Time.

Sets the number of integration steps from 1 to 255.

Value

Integration Time

0

ASTEP

n

ASTEP x (n+1)

255

ASTEP x 256

2 The maximum ADC count is 65535. Any ATIME/ASTEP field setting resulting in higher ADC full-scale values would result in a

full-scale of 65535.