8.3 Feature Description

8.3.1 Input and ESD Protection

The OPA955 is fabricated on a low-voltage, high-speed, BiCMOS process. The internal, junction breakdown

voltages are low for these small geometry devices, and as a result, all device pins are protected with internal

ESD protection diodes to the power supplies as Figure 8-3 shows. There are two anti-parallel diodes between

the inputs of the amplifier that clamp the inputs during an over-range or fault condition.

+

–

VS+

VS

VIN+

VOUT

Power Supply

ESD Cell

VIN

FB

Figure 8-3. Internal ESD Structure

8.3.2 Feedback Pin

The OPA955 pin layout is optimized to minimize parasitic inductance and capacitance, which is a critical care

about in high-speed analog design. The FB pin (pin 1) is internally connected to the output of the amplifier. The

FB pin is separated from the inverting input of the amplifier (pin 3) by a no connect (NC) pin (pin 2). The NC pin

must be left floating. There are two advantages to this pin layout:

1. A feedback resistor (RF) can connect between the FB and IN– pin on the same side of the package (see

Figure 8-4) rather than going around the package.

2. The isolation created by the NC pin minimizes the capacitive coupling between the FB and IN– pins by

increasing the physical separation between the pins.

1

FB

PD

8

2

NC

7

VS+

3

IN±

6

OUT

4

IN+

5

VS±

R

F

Figure 8-4. RF Connection Between FB and IN– Pins

www.ti.com

OPA955

SLOSEE6 – JULY 2026

Copyright © 2026 Texas Instruments Incorporated

Submit Document Feedback

11

Product Folder Links: OPA955