Electronic Components Datasheet Search
  English  ▼

X  

RX72N Datasheet(PDF) 152 Page - Renesas Technology Corp

Part # RX72N
Description  Renesas MCUs
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RX72N Datasheet(HTML) 152 Page - Renesas Technology Corp

Back Button RX72N Datasheet HTML 148Page - Renesas Technology Corp RX72N Datasheet HTML 149Page - Renesas Technology Corp RX72N Datasheet HTML 150Page - Renesas Technology Corp RX72N Datasheet HTML 151Page - Renesas Technology Corp RX72N Datasheet HTML 152Page - Renesas Technology Corp RX72N Datasheet HTML 153Page - Renesas Technology Corp RX72N Datasheet HTML 154Page - Renesas Technology Corp RX72N Datasheet HTML 155Page - Renesas Technology Corp RX72N Datasheet HTML 156Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 152 / 179 page
background image
R01DS0343EJ0120 Rev.1.20
Page 152 of 179
Nov 15, 2023
RX72N Group
2. Electrical Characteristics
2.4.7.19
GLCDC
Note 1. Parallel RGB888,666,565: Max. 27 MHz
Serial RGB888: Max. 30 MHz (4x speed)
Note 2. We recommend using pins that have a letter (“-A”, “-B”, etc) to indicate group membership appended to their names as groups.
For the GLCDC interface, the AC portion of the electrical characteristics is measured for each group.
If we use group “-A” and “-B” combination, “LCD data output Delay timing (tDD)” is Min = –5.0 ns, Max = 5.5 ns.
Figure 2.94
LCD_EXTCLK Clock Input Timing
Figure 2.95
LCD_CLK Clock Output Timing
Table 2.48
GLCDC Timing
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr,
Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF
Item
Symbol
Min.
Typ.
Max.
Unit
Test Conditions
LCD_EXTCLK Input clock frequency
tEcyc
—
—
30*1
MHz
Figure 2.94
LCD_EXTCLK Input clock Low pulse width
tWL
0.45
—
0.55
tEcyc
LCD_EXTCLK Input clock High pulse width
tWH
0.45
—
0.55
tEcyc
LCD_CLK Output clock frequency
tLcyc
—
—
30*1
MHz
Figure 2.95
LCD_CLK Output clock Low pulse width
tLOL
0.4
—
0.6
tLcyc
LCD_CLK Output clock High pulse width
tLOH
0.4
—
0.6
tLcyc
LCD_CLK Output clock rise time
tLOR
——
5
ns
LCD_CLK Output clock fall time
tLOF
——
5
ns
LCD data output Delay timing
tDD
–3.5*2
—4*2
ns
Figure 2.96
1/2 Vcc
VIH VIH
VIL
VIL
tDcyc, tEcyc
tWH
tWL
LCD_EXTCLK
tLcyc
tLOL
tLOH
tLOF
tLOR
LCD_CLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com