Electronic Components Datasheet Search
  English  ▼

X  

R5F52607ADFN Datasheet(PDF) 82 Page - Renesas Technology Corp

Part # R5F52607ADFN
Description  Renesas MCUs
PDF  142 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F52607ADFN Datasheet(HTML) 82 Page - Renesas Technology Corp

Back Button R5F52607ADFN Datasheet HTML 78Page - Renesas Technology Corp R5F52607ADFN Datasheet HTML 79Page - Renesas Technology Corp R5F52607ADFN Datasheet HTML 80Page - Renesas Technology Corp R5F52607ADFN Datasheet HTML 81Page - Renesas Technology Corp R5F52607ADFN Datasheet HTML 82Page - Renesas Technology Corp R5F52607ADFN Datasheet HTML 83Page - Renesas Technology Corp R5F52607ADFN Datasheet HTML 84Page - Renesas Technology Corp R5F52607ADFN Datasheet HTML 85Page - Renesas Technology Corp R5F52607ADFN Datasheet HTML 86Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 142 page
background image
R01DS0430EJ0100 Rev.1.00
Page 82 of 142
Jul 31, 2024
RX260 Group, RX261 Group
2. Electrical Characteristics
Note 1. tPBcyc: PCLKB cycle
Note 2. When SEMR.ABCS = 1 and SEMR.BGDM = 1
Figure 2.37
SCK Clock Input Timing
SCI
(channel 12)
Input clock cycle time
Asynchronous
tScyc
4—
tPBcyc Figure 2.37
Clock synchronous 2.4 V ≤ VCC ≤ 5.5 V
6
—
1.8 V ≤ VCC < 2.4 V
8
—
1.6 V ≤ VCC < 1.8 V
6
—
Input clock pulse width
tSCKW
0.4
0.6
tScyc
Input clock rise time
tSCKr
—20
ns
Input clock fall time
tSCKf
—20
ns
Output clock cycle time
Asynchronous*2
tScyc
8—
tPBcyc Figure 2.38
Clock synchronous 2.4 V ≤ VCC ≤ 5.5 V
4
—
1.8 V ≤ VCC < 2.4 V
8
—
1.6 V ≤ VCC < 1.8 V
4
—
Output clock pulse width
tSCKW
0.4
0.6
tScyc
Output clock rise time
1.8 V ≤ VCC ≤ 5.5 V
tSCKr
—20
ns
1.6 V ≤ VCC < 1.8 V
—
30
ns
Output clock fall time
1.8 V ≤ VCC ≤ 5.5 V
tSCKf
—20
ns
1.6 V ≤ VCC < 1.8 V
—
30
ns
Transmit data delay time
(master)
Clock synchronous 1.8 V ≤ VCC ≤ 5.5 V
tTXD
—40
ns
1.6 V ≤ VCC < 1.8 V
—
45
ns
Transmit data delay time
(slave)
Clock synchronous 2.4 V ≤ VCC ≤ 5.5 V
—
65
ns
1.8 V ≤ VCC < 2.4 V
—
100
ns
1.6 V ≤ VCC < 1.8 V
—
125
ns
Receive data setup time
(master)
Clock synchronous 2.7 V ≤ VCC ≤ 5.5 V
tRXS
45
—
ns
2.4 V ≤ VCC < 2.7 V
55
—
ns
1.8 V ≤ VCC < 2.4 V
90
1.6 V ≤ VCC < 1.8 V
110
—
ns
Receive data setup time
(slave)
Clock synchronous 1.8 V ≤ VCC ≤ 5.5 V
40
—
ns
1.6 V ≤ VCC < 1.8 V
45
—
ns
Receive data hold time
Clock synchronous
tRXH
40
—
ns
Table 2.51
SCI Timing (2/2)
Conditions: 1.6 V ≤ VCC ≤ 5.5 V, 1.6 V ≤ AVCC0 ≤ 5.5 V, VSS = AVSS0 = 0 V, Ta = –40 to +105°C,
Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF
Item
Symbol
Min.
Max.
Unit
*1
Test
Conditions
tSCKW
tSCKr
tSCKf
tScyc
SCKn
n = 1, 5, 6, 12



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com