
DM9010
Single Chip Ethernet Controller with General Processor Interface
Preliminary
23
Version: DM9010-DS-P03
Apr. 28, 2005
6:4
GEPIO6-4
PH0,RW
General Purpose Data 6~4
These bits are reflect to pin GEPIO6~4 respectively.
3:1
GEPIO3-1
PH0,RW
General Purpose 3~1
When the correspondent bit of General Purpose Control Register is 1, the value of
the bit is reflected to pin GEPIO3-1
When the correspondent bit of General Purpose Control Register is 0, the value of
the bit to be read is reflected from correspondent pins of GEPIO3-1
The GEPIOs are mapped to pins GEPIO3 to GEPIO1 respectively
0
GEPIO0
ET1,RW
General Purpose 0
The value of the bit is the output to pin GEPIO0
This bit also defines the power down status of Internal PHYceiver. Driver needs to
clear this bit by writing “0” when it wants internal PHYceiver to be power up. This
default value can be programmed by strap pin GPIO4 or EEPROM. Please refer to
the EEPROM description
6.20 TX SRAM Read Pointer Address Register (22H~23H)
Bit
Name
Default
Description
7:0
TRPAH
PS0,RO
TX SRAM Read Pointer Address High Byte (23H)
7:0
TRPAL
PS0.RO
TX SRAM Read Pointer Address Low Byte (22H)
6.21 RX SRAM Write Pointer Address Register (24H~25H)
Bit
Name
Default
Description
7:0
RWPAH
PS,0CH,RO RX SRAM Write Pointer Address High Byte (25H)
7:0
RWPAL
PS,04H.RO
RX SRAM Write Pointer Address Low Byte (24H)
6.22 Vendor ID Register (28H~29H)
Bit
Name
Default
Description
7:0
VIDH
PHE,0AH,RO
Vendor ID High Byte (29H)
7:0
VIDL
PHE,46H.RO
Vendor ID Low Byte (28H)
6.23 Product ID Register (2AH~2BH)
Bit
Name
Default
Description
7:0
PIDH
PHE,90H,RO
Product ID High Byte (2BH)
7:0
PIDL
PHE,00H.RO
Product ID Low Byte (2AH)
6.24 Chip Revision Register (2CH)
Bit
Name
Default
Description
7:0
CHIPR
10H,RO
CHIP Revision
6.25 Transmit Control Register 2 ( 2DH )
Bit
Name
Default
Description
7
LED
PH0,RW
Led Mode
When set, the LED pins act as led mode 1.
When cleared, the led mode is depending on strap pin or EEPROM setting.