| Electronic Components Datasheet Search |
|
ST40RA Datasheet(PDF) 74 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST40RA Datasheet(HTML) 74 Page - STMicroelectronics |
|
74 / 94 page ![]() ADCS 7260755H STMicroelectronics 74/94 ST40RA 8 Pin description EMI system pins EADDR[2:26]A O Z I/O ZZZE740 (Mode 0) 0 EDATA[0:31] I/O Z I/O Z ECLKOUT, MCLKOUT, FCLKOUT O0 O 0 ECLKEN O Z O Z 1 EDQM[0:3] O Z O Z 1111 NOTECS[0:5] O 1 I/O Z 111111 NOTERAS, NOTECAS, NOTEWE I/O 1 I/O Z 1 EWAIT I/O Z I/O Z EPENDING O I 0 (MD7 = 0) Z (MD7 = 1) I/O MD7 = 0 Z0 NOTMREQ (EMI_HOLD_ACK when EMI slave) I- I Z NOTMACK (EMI_HOLD_REQ when EMI slave) OZ OZ 1 NOTFBAA OZ OZ 1 NOTESCS[0:2] O Z I/O Z a. The reset state of the EADDR bus is tri-state, the value given corresponds to a specific boot mode and shows the expected ties. Pin names Architecturally defined reset state Implementation reset state during and after reset Dir During reset Dir During reset Following reset Table 36: Pin reset states for ST40RA |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |