Electronic Components Datasheet Search
  English  ▼

X  

DP80390 Datasheet(PDF) 19 Page - Digital Core Design

Part # DP80390
Description  Pipelined High Performance Microcontroller Instructions set details ver 3.10
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DCD [Digital Core Design]
Direct Link  http://www.digitalcoredesign.com
Logo DCD - Digital Core Design

DP80390 Datasheet(HTML) 19 Page - Digital Core Design

Back Button DP80390 Datasheet HTML 15Page - Digital Core Design DP80390 Datasheet HTML 16Page - Digital Core Design DP80390 Datasheet HTML 17Page - Digital Core Design DP80390 Datasheet HTML 18Page - Digital Core Design DP80390 Datasheet HTML 19Page - Digital Core Design DP80390 Datasheet HTML 20Page - Digital Core Design DP80390 Datasheet HTML 21Page - Digital Core Design DP80390 Datasheet HTML 22Page - Digital Core Design DP80390 Datasheet HTML 23Page - Digital Core Design Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 84 page
background image
DP80390 Instructions set details
- 19 -
All trademarks mentioned in this document
http://www.DigitalCoreDesign.com
are trademarks of their respective owners.
http://www.dcd.pl
Copyright 1999-2003 DCD – Digital Core Design. All Rights Reserved.
3.3.
ADDC
Instruction:
ADDC A, < src-byte>
Function:
Adds A and the source operand, then adds one (1) if CY is set, and
puts the result in A.
Description:
ADDC simultaneously adds the byte variable indicated, the carry flag
and the accumulator contents, leaving the result in the accumulator.
The carry and auxiliary carry flags are set, respectively, if there is a
carry out of bit 7 or bit 3, and cleared otherwise. When adding unsigned
integers, the carry flag indicates an overflow occurred. OV is set if there
is a carry out of bit 6 but not out of bit 7, or a carry out of bit 7 but not
out of bit 6; otherwise OV is cleared. When adding signed integers, OV
indicates a negative number produced as the sum of two positive
operands or a positive sum from two negative operands. Four source
operand-addressing modes are allowed: register= direct, register-
indirect, or immediate.
3.3.1. ADDC A, RN
Operation:
(PC)
← (PC) + 1
(A)
← (A) + (C) + (Rn)
Bytes:
1
Cycles:
1
Encoding:
0
0
1
1
1
r
r
r
3.3.2. ADDC A, DIRECT
Operation:
(PC)
← (PC) + 2
(A)
← (A) + (C) + (direct)
Bytes:
2
Cycles:
2
Encoding:
0
0
1
1
0
1
0
1
direct address



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com