Electronic Components Datasheet Search
  English  ▼

X  

DP80390 Datasheet(PDF) 60 Page - Digital Core Design

Part # DP80390
Description  Pipelined High Performance Microcontroller Instructions set details ver 3.10
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DCD [Digital Core Design]
Direct Link  http://www.digitalcoredesign.com
Logo DCD - Digital Core Design

DP80390 Datasheet(HTML) 60 Page - Digital Core Design

Back Button DP80390 Datasheet HTML 56Page - Digital Core Design DP80390 Datasheet HTML 57Page - Digital Core Design DP80390 Datasheet HTML 58Page - Digital Core Design DP80390 Datasheet HTML 59Page - Digital Core Design DP80390 Datasheet HTML 60Page - Digital Core Design DP80390 Datasheet HTML 61Page - Digital Core Design DP80390 Datasheet HTML 62Page - Digital Core Design DP80390 Datasheet HTML 63Page - Digital Core Design DP80390 Datasheet HTML 64Page - Digital Core Design Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 84 page
background image
DP80390 Instructions set details
- 60 -
All trademarks mentioned in this document
http://www.DigitalCoreDesign.com
are trademarks of their respective owners.
http://www.dcd.pl
Copyright 1999-2003 DCD – Digital Core Design. All Rights Reserved.
3.26.3.
MOVX @RI, A
Operation:
(PC)
← (PC) + 1
((Ri))
← (A)
Bytes:
1
Cycles:
4* – if MOVX CODE is executed from on-chip ROM or on-chip RAM,
and destination data are placed inside off-chip XRAM
5* – for all other cases as follow:
CODE inside off-chip XPRG, destination inside off-chip XRAM
CODE inside off-chip XPRG, destination inside off-chip XPRG
CODE inside off-chip XPRG, destination inside on-chip PRG RAM
CODE inside on-chip ROM, destination inside off-chip XPRG
CODE inside on-chip ROM, destination inside on-chip PRG RAM
CODE inside on-chip RAM, destination inside off-chip XPRG
CODE inside on-chip RAM, destination inside on-chip PRG RAM
Encoding:
1
1
1
1
0
0
1
i
3.26.4.
MOVX @DPTR, A
Operation:
(PC)
← (PC) + 1
((DPTR))
← (A)
Bytes:
1
Cycles:
3* – if MOVX CODE is executed from on-chip ROM or on-chip RAM,
and destination data are placed inside off-chip XRAM
4* – for all other cases as listed above
Encoding:
1
1
1
1
0
0
0
0
* MOVX cycles depends on READY pin. Shown values with 0 Wait-States.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com