Electronic Components Datasheet Search
  English  ▼

X  

C167CS-L Datasheet(PDF) 60 Page - Infineon Technologies AG

Part # C167CS-L
Description  16-Bit Single-Chip Microcontroller
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C167CS-L Datasheet(HTML) 60 Page - Infineon Technologies AG

Back Button C167CS-L Datasheet HTML 56Page - Infineon Technologies AG C167CS-L Datasheet HTML 57Page - Infineon Technologies AG C167CS-L Datasheet HTML 58Page - Infineon Technologies AG C167CS-L Datasheet HTML 59Page - Infineon Technologies AG C167CS-L Datasheet HTML 60Page - Infineon Technologies AG C167CS-L Datasheet HTML 61Page - Infineon Technologies AG C167CS-L Datasheet HTML 62Page - Infineon Technologies AG C167CS-L Datasheet HTML 63Page - Infineon Technologies AG C167CS-L Datasheet HTML 64Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 81 page
background image
C167CS-4R
C167CS-L
Data Sheet
56
V2.2, 2001-08
P0.15-13 (P0H.7-5). Register RP0H can be loaded from the upper half of register
RSTCON under software control.
Table 11 associates the combinations of these three bits with the respective clock
generation mode.
Prescaler Operation
When prescaler operation is configured (CLKCFG = 001B) the CPU clock is derived from
the internal oscillator (input clock signal) by a 2:1 prescaler.
The frequency of
fCPU is half the frequency of fOSC and the high and low time of fCPU (i.e.
the duration of an individual TCL) is defined by the period of the input clock
fOSC.
The timings listed in the AC Characteristics that refer to TCLs therefore can be
calculated using the period of
fOSC for any TCL.
Phase Locked Loop
When PLL operation is configured (via CLKCFG) the on-chip phase locked loop is
enabled and provides the CPU clock (see Table 11). The PLL multiplies the input
frequency by the factor F which is selected via the combination of pins P0.15-13 (i.e.
fCPU = fOSC × F). With every F’th transition of fOSC the PLL circuit synchronizes the CPU
clock to the input clock. This synchronization is done smoothly, i.e. the CPU clock
frequency does not change abruptly.
Table 11
C167CS Clock Generation Modes
CLKCFG
(RP0H.7-5)
CPU Frequency
fCPU = fOSC × F
External Clock
Input Range1)
1) The external clock input range refers to a CPU clock range of 10 … 40 MHz.
Notes
11 1
fOSC × 4
2.5 to 10 MHz
Default configuration
110
fOSC × 3
3.33 to 13.33 MHz
–
101
fOSC × 2
5 to 20 MHz
–
100
fOSC × 5
2 to 8 MHz
–
011
fOSC × 1
1 to 40 MHz
Direct drive2)
2) The maximum frequency depends on the duty cycle of the external clock signal.
010
fOSC × 1.5
6.66 to 26.66 MHz
–
001
fOSC / 2
2 to 50 MHz3)
3) In prescaler mode the full CPU clock range cannot be used.
CPU clock via prescaler
000
fOSC × 2.5
4 to 16 MHz
–



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com