DS5000FP datasheet(18/22 Pages) DALLAS

18 / 22 page

DS5000FP

18 of 22

BYTE-WIDE ADDRESS/DATA BUS TIMING

AC CHARACTERISTICS

(TA = 0

°C to +70°C; VCC = 5V ± 5%)

PARAMETER

SYMBOL

MIN

MAX

UNITS

56 Delay to Embedded Address Valid from CE1

Low During Opcode Fetch

tCE1LPA

CE1

or CE2 Pulse Width

tCEPW

4tCLK-15

58 Embedded Address Hold after CE1 High

During Opcode Fetch

tCE1HPA

2tCLK-20

59 Embedded Data Setup to CE1 High During

Opcode Fetch

tOVCE1H

1tCLK+40

60 Embedded Data Hold after CE1 High During

Opcode Fetch

tCE1HOV

61 Embedded Address Hold after CE1 or CE2

High During MOVX

tCEHDA

4tCLK-30

62 Delay from Embedded Address Valid to CE1

or CE2 Low During MOVX

tCELDA

4tCLK-25

63 Embedded Data Hold Setup to CE1 or CE2

High During MOVX (read)

tDACEH

1tCLK+40

64 Embedded Data Hold after CE1 or CE2 High

During MOVX (read)

tCEHDV

65 Embedded Address Valid to R/ W Active

During MOVX (write)

tAVRWL

3tCLK-35

66 Delay from R/ W Low to Valid Data Out

During MOVX (write)

tRWLDV

67 Valid Data Out Hold Time from CE1 or CE2

High

tCEHDV

1tCLK-15

68 Valid Data Out Hold Time from R/ W High

tRWHDV

0ns

69 Write Pulse Width (R/ W low time)

tRWLPW

6tCLK-20

DS5000FP Datasheet(PDF) 18 Page - Dallas Semiconductor

DS5000FP Datasheet(HTML) 18 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

Datasheet Download

Link URL